Home
last modified time | relevance | path

Searched refs:clk_sel (Results 1 – 7 of 7) sorted by relevance

/drivers/net/ethernet/atheros/atl1c/
Datl1c_hw.c287 void atl1c_start_phy_polling(struct atl1c_hw *hw, u16 clk_sel) in atl1c_start_phy_polling() argument
295 FIELDX(MDIO_CTRL_CLK_SEL, clk_sel) | in atl1c_start_phy_polling()
319 u16 clk_sel = MDIO_CTRL_CLK_25_4; in atl1c_read_phy_core() local
328 clk_sel = MDIO_CTRL_CLK_25_128; in atl1c_read_phy_core()
333 FIELDX(MDIO_CTRL_CLK_SEL, clk_sel) | in atl1c_read_phy_core()
339 FIELDX(MDIO_CTRL_CLK_SEL, clk_sel) | in atl1c_read_phy_core()
352 atl1c_start_phy_polling(hw, clk_sel); in atl1c_read_phy_core()
368 u16 clk_sel = MDIO_CTRL_CLK_25_4; in atl1c_write_phy_core() local
376 clk_sel = MDIO_CTRL_CLK_25_128; in atl1c_write_phy_core()
382 FIELDX(MDIO_CTRL_CLK_SEL, clk_sel) | in atl1c_write_phy_core()
[all …]
Datl1c_hw.h55 void atl1c_start_phy_polling(struct atl1c_hw *hw, u16 clk_sel);
/drivers/tty/serial/
Dsamsung.c589 unsigned int clk_sel) in s3c24xx_serial_setsource() argument
598 if ((ucon & info->clksel_mask) >> info->clksel_shift == clk_sel) in s3c24xx_serial_setsource()
602 ucon |= clk_sel << info->clksel_shift; in s3c24xx_serial_setsource()
613 unsigned int cnt, baud, quot, clk_sel, best_quot = 0; in s3c24xx_serial_getclk() local
617 clk_sel = (ourport->cfg->clk_sel) ? ourport->cfg->clk_sel : in s3c24xx_serial_getclk()
620 if (!(clk_sel & (1 << cnt))) in s3c24xx_serial_getclk()
698 unsigned int baud, quot, clk_sel = 0; in s3c24xx_serial_set_termios() local
714 quot = s3c24xx_serial_getclk(ourport, baud, &clk, &clk_sel); in s3c24xx_serial_set_termios()
723 s3c24xx_serial_setsource(port, clk_sel); in s3c24xx_serial_set_termios()
1461 unsigned int clk_sel; in s3c24xx_serial_get_options() local
[all …]
/drivers/net/ethernet/atheros/alx/
Dhw.c64 u32 val, clk_sel; in alx_read_phy_core() local
70 clk_sel = hw->link_speed != SPEED_UNKNOWN ? in alx_read_phy_core()
81 clk_sel << ALX_MDIO_CLK_SEL_SHIFT; in alx_read_phy_core()
84 clk_sel << ALX_MDIO_CLK_SEL_SHIFT | in alx_read_phy_core()
101 u32 val, clk_sel; in alx_write_phy_core() local
104 clk_sel = hw->link_speed != SPEED_UNKNOWN ? in alx_write_phy_core()
114 clk_sel << ALX_MDIO_CLK_SEL_SHIFT | in alx_write_phy_core()
119 clk_sel << ALX_MDIO_CLK_SEL_SHIFT | in alx_write_phy_core()
/drivers/video/
Dgrvga.c48 int clk_sel; member
118 par->clk_sel = i; in grvga_check_var()
186 __raw_writel((par->clk_sel << 6) | (func << 4) | 1, in grvga_set_par()
/drivers/media/dvb-frontends/
Dstv0900_core.c301 u32 m_div, clk_sel; in stv0900_set_mclk() local
312 clk_sel = ((stv0900_get_bits(intp, F0900_SELX1RATIO) == 1) ? 4 : 6); in stv0900_set_mclk()
313 m_div = ((clk_sel * mclk) / intp->quartz) - 1; in stv0900_set_mclk()
Dstv090x.c4245 u32 reg, div, clk_sel; in stv090x_set_mclk() local
4248 clk_sel = ((STV090x_GETFIELD(reg, SELX1RATIO_FIELD) == 1) ? 4 : 6); in stv090x_set_mclk()
4250 div = ((clk_sel * mclk) / config->xtal) - 1; in stv090x_set_mclk()