Home
last modified time | relevance | path

Searched refs:max_ref_div (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/radeon/
Dradeon_clocks.c300 dcpll->max_ref_div = 0x3ff; in radeon_get_clock_info()
306 p1pll->max_ref_div = 0x3ff; in radeon_get_clock_info()
312 p2pll->max_ref_div = 0x3ff; in radeon_get_clock_info()
321 spll->max_ref_div = 0xff; in radeon_get_clock_info()
330 mpll->max_ref_div = 0xff; in radeon_get_clock_info()
Dradeon_display.c828 while (ref_div <= pll->max_ref_div) { in radeon_compute_pll_avivo()
876 uint32_t max_ref_div = pll->max_ref_div; in radeon_compute_pll_legacy() local
892 DRM_DEBUG_KMS("PLL freq %llu %u %u\n", freq, pll->min_ref_div, pll->max_ref_div); in radeon_compute_pll_legacy()
907 min_ref_div = max_ref_div = pll->reference_div; in radeon_compute_pll_legacy()
909 while (min_ref_div < max_ref_div-1) { in radeon_compute_pll_legacy()
910 uint32_t mid = (min_ref_div + max_ref_div) / 2; in radeon_compute_pll_legacy()
913 max_ref_div = mid; in radeon_compute_pll_legacy()
948 for (ref_div = min_ref_div; ref_div <= max_ref_div; ++ref_div) { in radeon_compute_pll_legacy()
Dradeon_mode.h172 uint32_t max_ref_div; member