Home
last modified time | relevance | path

Searched refs:set_rate (Results 1 – 25 of 42) sorted by relevance

12

/drivers/clk/
Dclk-composite.c79 return rate_ops->set_rate(rate_hw, rate, parent_rate); in clk_composite_set_rate()
161 if (rate_ops->set_rate) { in clk_register_composite()
162 clk_composite_ops->set_rate = clk_composite_set_rate; in clk_register_composite()
165 WARN(rate_ops->set_rate, in clk_register_composite()
Dclk-highbank.c202 .set_rate = clk_pll_set_rate,
272 .set_rate = clk_periclk_set_rate,
Dclk-vt8500.c200 .set_rate = vt8500_dclk_set_rate,
209 .set_rate = vt8500_dclk_set_rate,
564 .set_rate = vtwm_pll_set_rate,
Dclk-fixed-factor.c63 .set_rate = clk_factor_set_rate,
Dclk-u300.c346 .set_rate = syscon_clk_set_rate,
561 .set_rate = mclk_clk_set_rate,
Dclk-prima2.c192 .set_rate = pll_clk_set_rate,
407 .set_rate = dmn_clk_set_rate,
481 .set_rate = dmn_clk_set_rate,
/drivers/sh/clk/
Dcpg.c159 .set_rate = sh_clk_div_set_rate,
165 .set_rate = sh_clk_div_set_rate,
292 .set_rate = sh_clk_div_set_rate,
344 .set_rate = sh_clk_div_set_rate,
424 .set_rate = fsidiv_set_rate,
Dcore.c489 if (likely(clk->ops && clk->ops->set_rate)) { in clk_set_rate()
490 ret = clk->ops->set_rate(clk, rate); in clk_set_rate()
668 if (likely(clkp->ops->set_rate)) in clks_core_resume()
669 clkp->ops->set_rate(clkp, rate); in clks_core_resume()
/drivers/clk/mxs/
Dclk-div.c64 ret = div->ops->set_rate(&div->divider.hw, rate, parent_rate); in clk_div_set_rate()
74 .set_rate = clk_div_set_rate,
Dclk-ref.c125 .set_rate = clk_ref_set_rate,
Dclk-frac.c108 .set_rate = clk_frac_set_rate,
/drivers/clk/ux500/
Dclk-prcmu.c199 .set_rate = clk_prcmu_set_rate,
216 .set_rate = clk_prcmu_set_rate,
243 .set_rate = clk_prcmu_set_rate,
/drivers/clk/tegra/
Dclk-periph.c80 return div_ops->set_rate(div_hw, rate, parent_rate); in clk_periph_set_rate()
159 .set_rate = clk_periph_set_rate,
Dclk-audio-sync.c53 .set_rate = clk_sync_source_set_rate,
Dclk-divider.c146 .set_rate = clk_frac_div_set_rate,
Dclk-pll.c699 .set_rate = clk_pll_set_rate,
1326 .set_rate = clk_pllxc_set_rate,
1335 .set_rate = clk_pllm_set_rate,
1344 .set_rate = clk_pllc_set_rate,
1353 .set_rate = clk_pllre_set_rate,
/drivers/clk/spear/
Dclk-vco-pll.c171 .set_rate = clk_pll_set_rate,
272 .set_rate = clk_vco_set_rate,
Dclk-frac-synth.c122 .set_rate = clk_frac_set_rate,
Dclk-gpt-synth.c111 .set_rate = clk_gpt_set_rate,
/drivers/net/ethernet/renesas/
Dsh_eth.c376 .set_rate = sh_eth_set_rate,
424 .set_rate = sh_eth_set_rate,
477 .set_rate = sh_eth_set_rate,
591 .set_rate = sh_eth_set_rate_giga,
673 .set_rate = sh_eth_set_rate,
810 .set_rate = sh_eth_set_rate,
1327 if (mdp->cd->set_rate) in sh_eth_dev_init()
1328 mdp->cd->set_rate(ndev); in sh_eth_dev_init()
1703 if (mdp->cd->set_rate) in sh_eth_adjust_link()
1704 mdp->cd->set_rate(ndev); in sh_eth_adjust_link()
/drivers/clk/versatile/
Dclk-icst.c117 .set_rate = icst_set_rate,
Dclk-vexpress-osc.c69 .set_rate = vexpress_osc_set_rate,
/drivers/clk/mmp/
Dclk-frac.c112 .set_rate = clk_factor_set_rate,
/drivers/clk/mvebu/
Dclk-cpu.c101 .set_rate = clk_cpu_set_rate,
/drivers/clk/sunxi/
Dclk-factors.c126 .set_rate = clk_factors_set_rate,

12