Home
last modified time | relevance | path

Searched refs:sge_control (Results 1 – 7 of 7) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb/
Dsge.c270 u32 sge_control; /* shadow value of sge control reg */ member
738 sge->sge_control |= F_VLAN_XTRACT; in t1_vlan_mode()
740 sge->sge_control &= ~F_VLAN_XTRACT; in t1_vlan_mode()
742 writel(sge->sge_control, adapter->regs + A_SG_CONTROL); in t1_vlan_mode()
774 sge->sge_control = F_CMDQ0_ENABLE | F_CMDQ1_ENABLE | F_FL0_ENABLE | in configure_sge()
780 sge->sge_control |= F_ENABLE_BIG_ENDIAN; in configure_sge()
1970 writel(sge->sge_control, sge->adapter->regs + A_SG_CONTROL); in t1_sge_start()
/drivers/net/ethernet/chelsio/cxgb4vf/
Dt4vf_common.h129 u32 sge_control; /* padding, boundaries, lengths, etc. */ member
Dsge.c2431 if ((sge_params->sge_control & RXPKTCPLMODE_MASK) == 0) { in t4vf_sge_init()
2441 STAT_LEN = ((sge_params->sge_control & EGRSTATUSPAGESIZE_MASK) in t4vf_sge_init()
2443 PKTSHIFT = PKTSHIFT_GET(sge_params->sge_control); in t4vf_sge_init()
2444 FL_ALIGN = 1 << (INGPADBOUNDARY_GET(sge_params->sge_control) + in t4vf_sge_init()
Dt4vf_hw.c461 sge_params->sge_control = vals[0]; in t4vf_get_sge_params()
/drivers/scsi/csiostor/
Dcsio_wr.c74 return (hw->wrm.sge.sge_control & EGRSTATUSPAGESIZE(1)) ? 128 : 64; in csio_wr_qstat_pgsz()
1393 sge->sge_control = csio_rd_reg32(hw, SGE_CONTROL); in csio_wr_get_sge()
1395 ingpad = INGPADBOUNDARY_GET(sge->sge_control); in csio_wr_get_sge()
1465 sge->sge_control = csio_rd_reg32(hw, SGE_CONTROL); in csio_wr_set_sge()
Dcsio_wr.h427 uint32_t sge_control; /* padding, boundaries, member
/drivers/net/ethernet/chelsio/cxgb4/
Dsge.c2700 u32 sge_control; in t4_sge_init() local
2707 sge_control = t4_read_reg(adap, SGE_CONTROL); in t4_sge_init()
2708 s->pktshift = PKTSHIFT_GET(sge_control); in t4_sge_init()
2709 s->stat_len = (sge_control & EGRSTATUSPAGESIZE_MASK) ? 128 : 64; in t4_sge_init()
2710 s->fl_align = 1 << (INGPADBOUNDARY_GET(sge_control) + in t4_sge_init()