Home
last modified time | relevance | path

Searched refs:vs (Results 1 – 25 of 29) sorted by relevance

12

/drivers/vhost/
Dscsi.c229 static void tcm_vhost_init_inflight(struct vhost_scsi *vs, in tcm_vhost_init_inflight() argument
237 vq = &vs->vqs[i].vq; in tcm_vhost_init_inflight()
242 idx = vs->vqs[i].inflight_idx; in tcm_vhost_init_inflight()
244 old_inflight[i] = &vs->vqs[i].inflights[idx]; in tcm_vhost_init_inflight()
247 vs->vqs[i].inflight_idx = idx ^ 1; in tcm_vhost_init_inflight()
248 new_inflight = &vs->vqs[i].inflights[idx ^ 1]; in tcm_vhost_init_inflight()
496 struct vhost_scsi *vs = tv_cmd->tvc_vhost; in vhost_scsi_complete_cmd() local
498 llist_add(&tv_cmd->tvc_completion_list, &vs->vs_completion_list); in vhost_scsi_complete_cmd()
500 vhost_work_queue(&vs->dev, &vs->vs_completion_work); in vhost_scsi_complete_cmd()
524 static void tcm_vhost_free_evt(struct vhost_scsi *vs, struct tcm_vhost_evt *evt) in tcm_vhost_free_evt() argument
[all …]
/drivers/gpu/drm/nouveau/core/subdev/instmem/
Dnv40.c43 int ret, bar, vs; in nv40_instmem_ctor() local
67 vs = hweight8((nv_rd32(priv, 0x001540) & 0x0000ff00) >> 8); in nv40_instmem_ctor()
68 if (device->chipset == 0x40) priv->base.reserved = 0x6aa0 * vs; in nv40_instmem_ctor()
69 else if (device->chipset < 0x43) priv->base.reserved = 0x4f00 * vs; in nv40_instmem_ctor()
70 else if (nv44_graph_class(priv)) priv->base.reserved = 0x4980 * vs; in nv40_instmem_ctor()
71 else priv->base.reserved = 0x4a40 * vs; in nv40_instmem_ctor()
/drivers/video/omap/
Dsossi.c398 int hs, vs; in sossi_setup_tearsync() local
405 vs = ps_to_sossi_ticks(vs_pulse_time, div); in sossi_setup_tearsync()
406 if (vs < 8 || vs <= hs || vs >= (1 << 12)) in sossi_setup_tearsync()
408 vs /= 8; in sossi_setup_tearsync()
409 vs--; in sossi_setup_tearsync()
417 hs, vs, hs_pol_inv, vs_pol_inv); in sossi_setup_tearsync()
422 l |= vs << 3; in sossi_setup_tearsync()
Dhwa742.c793 int hs, vs; in setup_tearsync() local
851 vs = vndp; in setup_tearsync()
859 vs = vsw; in setup_tearsync()
869 vs = vs * (hdisp + hndp) * 1000000 / (pix_clk / 1000); /* ps */ in setup_tearsync()
870 vs *= 1000; in setup_tearsync()
872 if (vs <= hs) in setup_tearsync()
875 vs = hs * 12 / 10; in setup_tearsync()
892 hs, vs, (b & 0x3), !use_hsvs); in setup_tearsync()
894 return hwa742.extif->setup_tearsync(1, hs, vs, in setup_tearsync()
/drivers/isdn/hisax/
Disdnl2.c168 p1 = (st->l2.vs - st->l2.va) % 128; in cansend()
170 p1 = (st->l2.vs - st->l2.va) % 8; in cansend()
390 return ((nr - l2->va) % 128) <= ((l2->vs - l2->va) % 128); in legalnr()
392 return ((nr - l2->va) % 8) <= ((l2->vs - l2->va) % 8); in legalnr()
700 st->l2.vs = 0; in l2_start_multi()
741 if (st->l2.vs != st->l2.va) { in l2_restart_multi()
747 st->l2.vs = 0; in l2_restart_multi()
798 } else if (st->l2.vs != st->l2.va) { in l2_connected()
806 st->l2.vs = 0; in l2_connected()
941 if (l2->vs != nr) { in invoke_retransmission()
[all …]
/drivers/scsi/fnic/
Dfnic_main.c184 struct vnic_stats *vs; in fnic_get_stats() local
201 vs = fnic->stats; in fnic_get_stats()
202 stats->tx_frames = vs->tx.tx_unicast_frames_ok; in fnic_get_stats()
203 stats->tx_words = vs->tx.tx_unicast_bytes_ok / 4; in fnic_get_stats()
204 stats->rx_frames = vs->rx.rx_unicast_frames_ok; in fnic_get_stats()
205 stats->rx_words = vs->rx.rx_unicast_bytes_ok / 4; in fnic_get_stats()
206 stats->error_frames = vs->tx.tx_errors + vs->rx.rx_errors; in fnic_get_stats()
207 stats->dumped_frames = vs->tx.tx_drops + vs->rx.rx_drop; in fnic_get_stats()
208 stats->invalid_crc_count = vs->rx.rx_crc_errors; in fnic_get_stats()
/drivers/isdn/mISDN/
Dlayer2.c384 p1 = (l2->vs - l2->va) % 128; in cansend()
386 p1 = (l2->vs - l2->va) % 8; in cansend()
595 return ((nr - l2->va) % 128) <= ((l2->vs - l2->va) % 128); in legalnr()
597 return ((nr - l2->va) % 8) <= ((l2->vs - l2->va) % 8); in legalnr()
922 l2->vs = 0; in l2_start_multi()
965 if (l2->vs != l2->va) { in l2_restart_multi()
971 l2->vs = 0; in l2_restart_multi()
1023 } else if (l2->vs != l2->va) { in l2_connected()
1029 l2->vs = 0; in l2_connected()
1169 if (l2->vs != nr) { in invoke_retransmission()
[all …]
Dlayer2.h63 u_int vs, va, vr; member
/drivers/gpu/drm/nouveau/core/subdev/bios/
Ddp.c183 nvbios_dpcfg_match(struct nouveau_bios *bios, u16 outp, u8 un, u8 vs, u8 pe, in nvbios_dpcfg_match() argument
192 idx = (un * 10) + vsoff[vs] + pe; in nvbios_dpcfg_match()
196 if (nv_ro08(bios, data + 0x00) == vs && in nvbios_dpcfg_match()
/drivers/video/
Dasiliantfb.c181 unsigned vs = p->var.yres + p->var.lower_margin; in asiliant_set_timing() local
205 write_cr(0x10, (vs - 1) & 0xff); in asiliant_set_timing()
206 write_cr(0x32, ((vs - 1) >> 8) & 0xf); in asiliant_set_timing()
212 write_cr(0x15, (vs - 1) & 0xff); in asiliant_set_timing()
213 write_cr(0x33, ((vs - 1) >> 8) & 0xf); in asiliant_set_timing()
Dtdfxfb.c569 u32 vd, vs, ve, vt, vbs, vbe; in tdfxfb_set_par() local
607 vs = vd + (info->var.lower_margin << 1); in tdfxfb_set_par()
608 ve = vs + (info->var.vsync_len << 1); in tdfxfb_set_par()
615 vs = vd + info->var.lower_margin; in tdfxfb_set_par()
616 ve = vs + info->var.vsync_len; in tdfxfb_set_par()
667 reg.crt[0x07] = ((vs & 0x200) >> 2) | in tdfxfb_set_par()
671 ((vs & 0x100) >> 6) | in tdfxfb_set_par()
675 reg.crt[0x10] = vs; in tdfxfb_set_par()
Damifb.c2054 u_short hs, vs, ve; in ami_set_sprite() local
2072 vs = par->diwstrt_v + (my << par->line_shift); in ami_set_sprite()
2073 ve = vs + (par->crsr.height << par->line_shift); in ami_set_sprite()
2076 lofsprite[0] = spr2hw_pos(vs, hs); in ami_set_sprite()
2077 shfsprite[0] = spr2hw_pos(vs + 1, hs); in ami_set_sprite()
2078 if (mod2(vs)) { in ami_set_sprite()
2079 lofsprite[1 << par->crsr.fmode] = spr2hw_ctl(vs, hs, ve); in ami_set_sprite()
2080 shfsprite[1 << par->crsr.fmode] = spr2hw_ctl(vs + 1, hs, ve + 1); in ami_set_sprite()
2083 lofsprite[1 << par->crsr.fmode] = spr2hw_ctl(vs, hs, ve + 1); in ami_set_sprite()
2084 shfsprite[1 << par->crsr.fmode] = spr2hw_ctl(vs + 1, hs, ve); in ami_set_sprite()
[all …]
Dacornfb.c668 unsigned long hs, vs; in acornfb_validate_timing() local
680 vs = hs / in acornfb_validate_timing()
683 return (vs >= monspecs->vfmin && vs <= monspecs->vfmax && in acornfb_validate_timing()
/drivers/gpu/drm/nouveau/core/engine/graph/
Dctxnv40.c555 int vs, vs_nr, vs_len, vs_nr_b0, vs_nr_b1, b0_offset, b1_offset; in nv40_graph_construct_shader() local
589 for (vs = 0; vs < vs_nr; vs++, offset += vs_len) { in nv40_graph_construct_shader()
/drivers/video/omap2/dss/
Drfbi.c581 int hs, vs; in omap_rfbi_setup_te() local
586 vs = ps_to_rfbi_ticks(vs_pulse_time, 1); in omap_rfbi_setup_te()
593 if (vs < min) in omap_rfbi_setup_te()
595 if (vs == hs) in omap_rfbi_setup_te()
599 mode, hs, vs, hs_pol_inv, vs_pol_inv); in omap_rfbi_setup_te()
602 rfbi_write_reg(RFBI_VSYNC_WIDTH, vs); in omap_rfbi_setup_te()
/drivers/video/matrox/
Dmatroxfb_misc.c192 unsigned int vd, vs, ve, vt, lc; in matroxfb_vgaHWinit() local
268 vs = m->VSyncStart - 1; in matroxfb_vgaHWinit()
298 ((vs & 0xC00) >> 5) | in matroxfb_vgaHWinit()
312 ((vs & 0x100) >> 6) | in matroxfb_vgaHWinit()
317 ((vs & 0x200) >> 2); in matroxfb_vgaHWinit()
325 hw->CRTC[16] = vs /* & 0xFF */; in matroxfb_vgaHWinit()
Dmatroxfb_base.c270 struct matrox_vsync *vs; in matroxfb_wait_for_sync() local
276 vs = &minfo->crtc1.vsync; in matroxfb_wait_for_sync()
282 vs = &minfo->crtc2.vsync; in matroxfb_wait_for_sync()
292 cnt = vs->cnt; in matroxfb_wait_for_sync()
293 ret = wait_event_interruptible_timeout(vs->wait, cnt != vs->cnt, HZ/10); in matroxfb_wait_for_sync()
/drivers/staging/asus_oled/
DTODO5 - sysfs vs. char?
/drivers/staging/media/lirc/
DTODO2 (see drivers/media/IR/mceusb.c vs. lirc_mceusb.c in lirc cvs for an
/drivers/gpu/drm/nouveau/core/include/subdev/bios/
Ddp.h30 nvbios_dpcfg_match(struct nouveau_bios *, u16 outp, u8 un, u8 vs, u8 pe,
/drivers/video/intelfb/
Dintelfbhw.c1053 u32 *vs, *vb, *vt, *hs, *hb, *ht, *ss, *pipe_conf; in intelfbhw_mode_to_hw() local
1069 vs = &hw->vsync_b; in intelfbhw_mode_to_hw()
1081 vs = &hw->vsync_a; in intelfbhw_mode_to_hw()
1248 *vs = (vsync_start << VSYNCSTART_SHIFT) | (vsync_end << VSYNCEND_SHIFT); in intelfbhw_mode_to_hw()
1286 const u32 *hs, *ht, *hb, *vs, *vt, *vb, *ss; in intelfbhw_program_mode() local
1314 vs = &hw->vsync_b; in intelfbhw_program_mode()
1338 vs = &hw->vsync_a; in intelfbhw_program_mode()
1428 OUTREG(vsync_reg, *vs); in intelfbhw_program_mode()
/drivers/gpu/drm/radeon/
Dr600_blit.c131 u32 *vs, *ps; in set_shaders() local
137 vs = (u32 *) ((char *)dev->agp_buffer_map->handle + dev_priv->blit_vb->offset); in set_shaders()
141 vs[i] = cpu_to_le32(r6xx_vs[i]); in set_shaders()
/drivers/staging/iio/
DTODO18 1) Open question of userspace vs kernel space balance when
/drivers/staging/zcache/
DTODO29 (this was the core of the zcache1 vs zcache2 flail)
/drivers/media/v4l2-core/
Dv4l2-ioctl.c114 int v4l2_video_std_construct(struct v4l2_standard *vs, in v4l2_video_std_construct() argument
117 vs->id = id; in v4l2_video_std_construct()
118 v4l2_video_std_frame_period(id, &vs->frameperiod); in v4l2_video_std_construct()
119 vs->framelines = (id & V4L2_STD_525_60) ? 525 : 625; in v4l2_video_std_construct()
120 strlcpy(vs->name, name, sizeof(vs->name)); in v4l2_video_std_construct()

12