Home
last modified time | relevance | path

Searched refs:BA0_MIDSR (Results 1 – 3 of 3) sorted by relevance

/sound/pci/
Dcs4281.c296 #define BA0_MIDSR 0x0494 /* MIDI Status (ro) */ macro
1750 (snd_cs4281_peekBA0(chip, BA0_MIDSR) & BA0_MIDSR_TBF) == 0) { in snd_cs4281_midi_output_trigger()
1852 while ((snd_cs4281_peekBA0(chip, BA0_MIDSR) & BA0_MIDSR_RBE) == 0) { in snd_cs4281_interrupt()
1858 while ((snd_cs4281_peekBA0(chip, BA0_MIDSR) & BA0_MIDSR_TBF) == 0) { in snd_cs4281_interrupt()
/sound/pci/cs46xx/
Dcs46xx.h104 #define BA0_MIDSR 0x00000494 macro
Dcs46xx_lib.c1226 while ((snd_cs46xx_peekBA0(chip, BA0_MIDSR) & MIDSR_RBE) == 0) { in snd_cs46xx_interrupt()
1232 while ((snd_cs46xx_peekBA0(chip, BA0_MIDSR) & MIDSR_TBF) == 0) { in snd_cs46xx_interrupt()
2505 (snd_cs46xx_peekBA0(chip, BA0_MIDSR) & MIDSR_TBF) == 0) { in snd_cs46xx_midi_output_trigger()