Home
last modified time | relevance | path

Searched defs:IRQ_SPORT0_RX (Results 1 – 13 of 13) sorted by relevance

/arch/blackfin/mach-bf533/include/mach/
Dirq.h23 #define IRQ_SPORT0_RX BFIN_IRQ(9) /* DMA1 Interrupt (SPORT0 RX) */ macro
/arch/blackfin/mach-bf537/
DKconfig25 config IRQ_SPORT0_RX config
/arch/blackfin/mach-bf538/include/mach/
Dirq.h23 #define IRQ_SPORT0_RX BFIN_IRQ(9) /* DMA 1 Channel (SPORT0 RX) */ macro
/arch/blackfin/mach-bf537/include/mach/
Dirq.h19 #define IRQ_SPORT0_RX BFIN_IRQ(5) /* DMA3 Interrupt (SPORT0 RX) */ macro
/arch/blackfin/mach-bf538/
DKconfig37 config IRQ_SPORT0_RX config
/arch/blackfin/mach-bf527/include/mach/
Dirq.h28 #define IRQ_SPORT0_RX BFIN_IRQ(16) /* DMA 3 Channel (SPORT0 RX) */ macro
/arch/blackfin/mach-bf518/include/mach/
Dirq.h29 #define IRQ_SPORT0_RX BFIN_IRQ(16) /* DMA 3 Channel (SPORT0 RX) */ macro
/arch/blackfin/mach-bf561/include/mach/
Dirq.h43 #define IRQ_SPORT0_RX IRQ_DMA2_0 /* DMA2 0 (SPORT0 RX) */ macro
/arch/blackfin/mach-bf518/
DKconfig194 config IRQ_SPORT0_RX config
/arch/blackfin/mach-bf527/
DKconfig193 config IRQ_SPORT0_RX config
/arch/blackfin/mach-bf609/include/mach/
Dirq.h61 #define IRQ_SPORT0_RX BFIN_IRQ(45) /* SPORT0 RX Interrupt (DMA1) */ macro
/arch/blackfin/mach-bf548/
DKconfig134 config IRQ_SPORT0_RX config
/arch/blackfin/mach-bf548/include/mach/
Dirq.h23 #define IRQ_SPORT0_RX BFIN_IRQ(9) /* SPORT0 RX Interrupt (DMA0) */ macro