Home
last modified time | relevance | path

Searched refs:cpu_rate (Results 1 – 6 of 6) sorted by relevance

/arch/mips/pmcs-msp71xx/
Dmsp_time.c49 unsigned long cpu_rate = 0; in plat_time_init() local
51 if (cpu_rate == 0) { in plat_time_init()
53 cpu_rate = simple_strtoul(s, &endp, 10); in plat_time_init()
57 cpu_rate = 0; in plat_time_init()
61 if (cpu_rate == 0) { in plat_time_init()
63 cpu_rate = 1000 * simple_strtoul(s, &endp, 10); in plat_time_init()
67 cpu_rate = 0; in plat_time_init()
71 if (cpu_rate == 0) { in plat_time_init()
74 cpu_rate = 400000000; in plat_time_init()
76 cpu_rate = 25000000; in plat_time_init()
[all …]
/arch/mips/ralink/
Drt288x.c79 unsigned long cpu_rate; in ralink_clk_init() local
85 cpu_rate = 250000000; in ralink_clk_init()
88 cpu_rate = 266666667; in ralink_clk_init()
91 cpu_rate = 280000000; in ralink_clk_init()
94 cpu_rate = 300000000; in ralink_clk_init()
98 ralink_clk_add("cpu", cpu_rate); in ralink_clk_init()
99 ralink_clk_add("300100.timer", cpu_rate / 2); in ralink_clk_init()
100 ralink_clk_add("300120.watchdog", cpu_rate / 2); in ralink_clk_init()
101 ralink_clk_add("300500.uart", cpu_rate / 2); in ralink_clk_init()
102 ralink_clk_add("300c00.uartlite", cpu_rate / 2); in ralink_clk_init()
[all …]
Drt305x.c161 unsigned long cpu_rate, sys_rate, wdt_rate, uart_rate; in ralink_clk_init() local
171 cpu_rate = 320000000; in ralink_clk_init()
174 cpu_rate = 384000000; in ralink_clk_init()
177 sys_rate = uart_rate = wdt_rate = cpu_rate / 3; in ralink_clk_init()
183 cpu_rate = 384000000; in ralink_clk_init()
186 cpu_rate = 400000000; in ralink_clk_init()
189 sys_rate = wdt_rate = cpu_rate / 3; in ralink_clk_init()
196 cpu_rate = 360000000; in ralink_clk_init()
197 sys_rate = cpu_rate / 3; in ralink_clk_init()
200 cpu_rate = 320000000; in ralink_clk_init()
[all …]
Dmt7620.c145 unsigned long cpu_rate, sys_rate; in ralink_clk_init() local
152 cpu_rate = 480000000; in ralink_clk_init()
154 cpu_rate = 600000000; in ralink_clk_init()
159 cpu_rate = ((40 * (m + 24)) / mt7620_clk_divider[d]) * 1000000; in ralink_clk_init()
163 sys_rate = cpu_rate / 4; in ralink_clk_init()
165 sys_rate = cpu_rate / 3; in ralink_clk_init()
167 ralink_clk_add("cpu", cpu_rate); in ralink_clk_init()
Drt3883.c171 unsigned long cpu_rate, sys_rate; in ralink_clk_init() local
183 cpu_rate = 250000000; in ralink_clk_init()
187 cpu_rate = 384000000; in ralink_clk_init()
191 cpu_rate = 480000000; in ralink_clk_init()
195 cpu_rate = 500000000; in ralink_clk_init()
200 ralink_clk_add("cpu", cpu_rate); in ralink_clk_init()
/arch/arm/mach-imx/
Dmxc.h166 u32 cpu_rate; member