• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 #ifndef _ASM_POWERPC_PTE_HASH64_H
2 #define _ASM_POWERPC_PTE_HASH64_H
3 #ifdef __KERNEL__
4 
5 /*
6  * Common bits between 4K and 64K pages in a linux-style PTE.
7  * These match the bits in the (hardware-defined) PowerPC PTE as closely
8  * as possible. Additional bits may be defined in pgtable-hash64-*.h
9  *
10  * Note: We only support user read/write permissions. Supervisor always
11  * have full read/write to pages above PAGE_OFFSET (pages below that
12  * always use the user access permissions).
13  *
14  * We could create separate kernel read-only if we used the 3 PP bits
15  * combinations that newer processors provide but we currently don't.
16  */
17 #define _PAGE_PRESENT		0x0001 /* software: pte contains a translation */
18 #define _PAGE_USER		0x0002 /* matches one of the PP bits */
19 #define _PAGE_FILE		0x0002 /* (!present only) software: pte holds file offset */
20 #define _PAGE_EXEC		0x0004 /* No execute on POWER4 and newer (we invert) */
21 #define _PAGE_GUARDED		0x0008
22 /* We can derive Memory coherence from _PAGE_NO_CACHE */
23 #define _PAGE_NO_CACHE		0x0020 /* I: cache inhibit */
24 #define _PAGE_WRITETHRU		0x0040 /* W: cache write-through */
25 #define _PAGE_DIRTY		0x0080 /* C: page changed */
26 #define _PAGE_ACCESSED		0x0100 /* R: page referenced */
27 #define _PAGE_RW		0x0200 /* software: user write access allowed */
28 #define _PAGE_BUSY		0x0800 /* software: PTE & hash are busy */
29 
30 /*
31  * Used for tracking numa faults
32  */
33 #define _PAGE_NUMA	0x00000010 /* Gather numa placement stats */
34 
35 
36 /* No separate kernel read-only */
37 #define _PAGE_KERNEL_RW		(_PAGE_RW | _PAGE_DIRTY) /* user access blocked by key */
38 #define _PAGE_KERNEL_RO		 _PAGE_KERNEL_RW
39 
40 /* Strong Access Ordering */
41 #define _PAGE_SAO		(_PAGE_WRITETHRU | _PAGE_NO_CACHE | _PAGE_COHERENT)
42 
43 /* No page size encoding in the linux PTE */
44 #define _PAGE_PSIZE		0
45 
46 /* PTEIDX nibble */
47 #define _PTEIDX_SECONDARY	0x8
48 #define _PTEIDX_GROUP_IX	0x7
49 
50 /* Hash table based platforms need atomic updates of the linux PTE */
51 #define PTE_ATOMIC_UPDATES	1
52 
53 #ifdef CONFIG_PPC_64K_PAGES
54 #include <asm/pte-hash64-64k.h>
55 #else
56 #include <asm/pte-hash64-4k.h>
57 #endif
58 
59 #endif /* __KERNEL__ */
60 #endif /*  _ASM_POWERPC_PTE_HASH64_H */
61