Home
last modified time | relevance | path

Searched refs:ASM_CONST (Results 1 – 17 of 17) sorted by relevance

/arch/powerpc/include/asm/
Dreg_a2.h71 #define TLB0_EPN_MASK ASM_CONST(0xfffffffffffff000)
72 #define TLB0_CLASS_MASK ASM_CONST(0x0000000000000c00)
73 #define TLB0_CLASS_00 ASM_CONST(0x0000000000000000)
74 #define TLB0_CLASS_01 ASM_CONST(0x0000000000000400)
75 #define TLB0_CLASS_10 ASM_CONST(0x0000000000000800)
76 #define TLB0_CLASS_11 ASM_CONST(0x0000000000000c00)
77 #define TLB0_V ASM_CONST(0x0000000000000200)
78 #define TLB0_X ASM_CONST(0x0000000000000100)
79 #define TLB0_SIZE_MASK ASM_CONST(0x00000000000000f0)
80 #define TLB0_SIZE_4K ASM_CONST(0x0000000000000010)
[all …]
Dfirmware.h22 #define FW_FEATURE_PFT ASM_CONST(0x0000000000000001)
23 #define FW_FEATURE_TCE ASM_CONST(0x0000000000000002)
24 #define FW_FEATURE_SPRG0 ASM_CONST(0x0000000000000004)
25 #define FW_FEATURE_DABR ASM_CONST(0x0000000000000008)
26 #define FW_FEATURE_COPY ASM_CONST(0x0000000000000010)
27 #define FW_FEATURE_ASR ASM_CONST(0x0000000000000020)
28 #define FW_FEATURE_DEBUG ASM_CONST(0x0000000000000040)
29 #define FW_FEATURE_TERM ASM_CONST(0x0000000000000080)
30 #define FW_FEATURE_PERF ASM_CONST(0x0000000000000100)
31 #define FW_FEATURE_DUMP ASM_CONST(0x0000000000000200)
[all …]
Dmmu.h17 #define MMU_FTR_HPTE_TABLE ASM_CONST(0x00000001)
18 #define MMU_FTR_TYPE_8xx ASM_CONST(0x00000002)
19 #define MMU_FTR_TYPE_40x ASM_CONST(0x00000004)
20 #define MMU_FTR_TYPE_44x ASM_CONST(0x00000008)
21 #define MMU_FTR_TYPE_FSL_E ASM_CONST(0x00000010)
22 #define MMU_FTR_TYPE_47x ASM_CONST(0x00000020)
29 #define MMU_FTR_USE_HIGH_BATS ASM_CONST(0x00010000)
34 #define MMU_FTR_BIG_PHYS ASM_CONST(0x00020000)
40 #define MMU_FTR_USE_TLBIVAX_BCAST ASM_CONST(0x00040000)
44 #define MMU_FTR_USE_TLBILX ASM_CONST(0x00080000)
[all …]
Dmmu-hash64.h36 #define SLB_ESID_V ASM_CONST(0x0000000008000000) /* valid */
42 #define SLB_VSID_B ASM_CONST(0xc000000000000000)
43 #define SLB_VSID_B_256M ASM_CONST(0x0000000000000000)
44 #define SLB_VSID_B_1T ASM_CONST(0x4000000000000000)
45 #define SLB_VSID_KS ASM_CONST(0x0000000000000800)
46 #define SLB_VSID_KP ASM_CONST(0x0000000000000400)
47 #define SLB_VSID_N ASM_CONST(0x0000000000000200) /* no-execute */
48 #define SLB_VSID_L ASM_CONST(0x0000000000000100)
49 #define SLB_VSID_C ASM_CONST(0x0000000000000080) /* class */
50 #define SLB_VSID_LP ASM_CONST(0x0000000000000030)
[all …]
Dcputable.h122 #define CPU_FTR_COHERENT_ICACHE ASM_CONST(0x00000001)
123 #define CPU_FTR_L2CR ASM_CONST(0x00000002)
124 #define CPU_FTR_SPEC7450 ASM_CONST(0x00000004)
125 #define CPU_FTR_ALTIVEC ASM_CONST(0x00000008)
126 #define CPU_FTR_TAU ASM_CONST(0x00000010)
127 #define CPU_FTR_CAN_DOZE ASM_CONST(0x00000020)
128 #define CPU_FTR_USE_TB ASM_CONST(0x00000040)
129 #define CPU_FTR_L2CSR ASM_CONST(0x00000080)
130 #define CPU_FTR_601 ASM_CONST(0x00000100)
131 #define CPU_FTR_DBELL ASM_CONST(0x00000200)
[all …]
Dpage.h37 #define PAGE_SIZE (ASM_CONST(1) << PAGE_SHIFT)
88 #define KERNELBASE ASM_CONST(CONFIG_KERNEL_START)
89 #define PAGE_OFFSET ASM_CONST(CONFIG_PAGE_OFFSET)
90 #define LOAD_OFFSET ASM_CONST((CONFIG_KERNEL_START-CONFIG_PHYSICAL_START))
106 #define PHYSICAL_START ASM_CONST(CONFIG_PHYSICAL_START)
Dasm-compat.h9 # define ASM_CONST(x) x
15 # define ASM_CONST(x) __ASM_CONST(x) macro
Dmmu-44x.h119 #define PPC44x_EARLY_DEBUG_VIRTADDR (ASM_CONST(0xf0000000) \
120 | (ASM_CONST(CONFIG_PPC_EARLY_DEBUG_44x_PHYSLOW) & 0xffff))
Dpage_64.h19 #define HW_PAGE_SIZE (ASM_CONST(1) << HW_PAGE_SHIFT)
30 #define SID_MASK ASM_CONST(0xfffffffff)
Dptrace.h45 #define STACK_FRAME_REGS_MARKER ASM_CONST(0x7265677368657265)
66 #define STACK_FRAME_REGS_MARKER ASM_CONST(0x72656773)
Diommu.h34 #define IOMMU_PAGE_SIZE_4K (ASM_CONST(1) << IOMMU_PAGE_SHIFT_4K)
38 #define IOMMU_PAGE_SIZE(tblptr) (ASM_CONST(1) << (tblptr)->it_page_shift)
Dpgtable-ppc64.h22 #define PGTABLE_RANGE (ASM_CONST(1) << PGTABLE_EADDR_SIZE)
34 #define KERN_VIRT_START ASM_CONST(0x8000000000000000)
36 #define KERN_VIRT_START ASM_CONST(0xD000000000000000)
38 #define KERN_VIRT_SIZE ASM_CONST(0x0000100000000000)
Dreg.h685 #define MMCR0_PMXE ASM_CONST(0x04000000) /* perf mon exception enable */
686 #define MMCR0_FCECE ASM_CONST(0x02000000) /* freeze ctrs on enabled cond or event */
693 #define MMCR0_PMCjCE ASM_CONST(0x00004000) /* PMCj count enable*/
695 #define MMCR0_PMAO_SYNC ASM_CONST(0x00000800) /* PMU intr is synchronous */
696 #define MMCR0_C56RUN ASM_CONST(0x00000100) /* PMC5/6 count when RUN=0 */
698 #define MMCR0_PMAO ASM_CONST(0x00000080)
/arch/powerpc/boot/
Dpage.h13 #define ASM_CONST(x) x
16 #define ASM_CONST(x) __ASM_CONST(x) macro
21 #define PAGE_SIZE (ASM_CONST(1) << PAGE_SHIFT)
/arch/microblaze/include/asm/
Dasm-compat.h8 # define ASM_CONST(x) x
14 # define ASM_CONST(x) __ASM_CONST(x) macro
Dpage.h33 #define PAGE_SIZE (ASM_CONST(1) << PAGE_SHIFT)
36 #define LOAD_OFFSET ASM_CONST((CONFIG_KERNEL_START-CONFIG_KERNEL_BASE_ADDR))
/arch/powerpc/platforms/pseries/
Dsetup.c74 unsigned long CMO_PageSize = (ASM_CONST(1) << IOMMU_PAGE_SHIFT_4K);