Searched refs:CCR (Results 1 – 7 of 7) sorted by relevance
| /arch/arm/plat-omap/ |
| D | dma.c | 216 ccr = p->dma_read(CCR, lch); in omap_set_dma_priority()
221 p->dma_write(ccr, CCR, lch); in omap_set_dma_priority()
240 ccr = p->dma_read(CCR, lch); in omap_set_dma_transfer_params()
244 p->dma_write(ccr, CCR, lch); in omap_set_dma_transfer_params()
256 val = p->dma_read(CCR, lch); in omap_set_dma_transfer_params()
281 p->dma_write(val, CCR, lch); in omap_set_dma_transfer_params()
331 l = p->dma_read(CCR, lch); in omap_set_dma_src_params()
334 p->dma_write(l, CCR, lch); in omap_set_dma_src_params()
433 l = p->dma_read(CCR, lch); in omap_set_dma_dest_params()
436 p->dma_write(l, CCR, lch); in omap_set_dma_dest_params()
[all …]
|
| /arch/arm/mach-imx/ |
| D | pm-imx6.c | 34 #define CCR 0x0 macro
223 val = readl_relaxed(ccm_base + CCR); in imx6q_enable_rbc()
226 writel_relaxed(val, ccm_base + CCR); in imx6q_enable_rbc()
229 val = readl_relaxed(ccm_base + CCR); in imx6q_enable_rbc()
232 writel(val, ccm_base + CCR); in imx6q_enable_rbc()
256 val = readl_relaxed(ccm_base + CCR); in imx6q_enable_wb()
259 writel_relaxed(val, ccm_base + CCR); in imx6q_enable_wb()
|
| /arch/cris/arch-v10/kernel/ |
| D | kgdb.c | 307 P4, CCR, P6, MOF, enumerator
618 else if (regno == CCR) { in write_register()
621 hex2mem ((unsigned char *)&(current_reg->ccr) + (regno-CCR) * sizeof(unsigned short), in write_register()
656 else if (regno == P4 || regno == CCR) { in read_register()
|
| /arch/arm/mach-omap1/ |
| D | dma.c | 59 [CCR] = { 0x0002, 0x40, OMAP_DMA_REG_16BIT },
216 l = dma_read(CCR, lch); in omap1_clear_dma()
218 dma_write(l, CCR, lch); in omap1_clear_dma()
|
| /arch/arm/mach-omap2/ |
| D | dma.c | 59 [CCR] = { 0x0080, 0x60, OMAP_DMA_REG_32BIT },
|
| /arch/frv/mm/ |
| D | tlb-miss.S | 46 # SCR2 - saved CCR
91 # SCR2 - saved CCR
|
| /arch/blackfin/include/asm/ |
| D | bfin_can.h | 117 #define CCR 0x0080 /* CAN Configuration Mode Request */ macro
|