Home
last modified time | relevance | path

Searched refs:CHCTR_ICEN (Results 1 – 10 of 10) sorted by relevance

/arch/mn10300/mm/
Dcache-dbg-flush-by-tag.S37 btst CHCTR_DCEN|CHCTR_ICEN,d0
89 btst CHCTR_DCEN|CHCTR_ICEN,d1
Dcache-dbg-flush-by-reg.S36 btst CHCTR_DCEN|CHCTR_ICEN,d0
78 btst CHCTR_ICEN,d0
Dcache-dbg-inv.S40 btst CHCTR_ICEN,d0
Dcache-dbg-inv-by-tag.S105 or CHCTR_ICEN,d0
Dcache.inc36 and ~CHCTR_ICEN,d0
56 or CHCTR_ICEN,d0
Dcache-inv-by-reg.S63 btst CHCTR_ICEN,d0
Dcache-inv-by-tag.S71 btst CHCTR_ICEN,d0
/arch/mn10300/kernel/
Dhead.S112 mov CHCTR_ICEN|CHCTR_DCEN|CHCTR_DCWTMD_WRBACK,d0
114 mov CHCTR_ICEN|CHCTR_DCEN|CHCTR_DCWTMD_WRBACK|CHCTR_DCALMD,d0
117 mov CHCTR_ICEN|CHCTR_DCEN|CHCTR_DCWTMD_WRTHROUGH,d0
Dsmp.c1019 "i"(~(CHCTR_ICEN | CHCTR_DCEN)), in hotplug_cpu_disable_cache()
1033 "i"(CHCTR_ICEN | CHCTR_DCEN) in hotplug_cpu_enable_cache()
/arch/mn10300/include/asm/
Dcpu-regs.h173 #define CHCTR_ICEN 0x0001 /* instruction cache enable */ macro