Home
last modified time | relevance | path

Searched refs:DMA10_Y_MODIFY (Results 1 – 12 of 12) sorted by relevance

/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h367 #define DMA10_Y_MODIFY 0xFFC00E9C /* DMA Channel 10 Y Modify Register */ macro
DcdefBF522.h676 #define bfin_read_DMA10_Y_MODIFY() bfin_read16(DMA10_Y_MODIFY)
677 #define bfin_write_DMA10_Y_MODIFY(val) bfin_write16(DMA10_Y_MODIFY, val)
/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h367 #define DMA10_Y_MODIFY 0xFFC00E9C /* DMA Channel 10 Y Modify Register */ macro
DcdefBF512.h659 #define bfin_read_DMA10_Y_MODIFY() bfin_read16(DMA10_Y_MODIFY)
660 #define bfin_write_DMA10_Y_MODIFY(val) bfin_write16(DMA10_Y_MODIFY, val)
/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h343 #define DMA10_Y_MODIFY 0xFFC00E9C /* DMA Channel 10 Y Modify Register … macro
DcdefBF534.h638 #define bfin_read_DMA10_Y_MODIFY() bfin_read16(DMA10_Y_MODIFY)
639 #define bfin_write_DMA10_Y_MODIFY(val) bfin_write16(DMA10_Y_MODIFY,val)
/arch/blackfin/mach-bf538/include/mach/
DdefBF538.h472 #define DMA10_Y_MODIFY 0xFFC01C9C /* DMA Channel 10 Y Modify Register */ macro
DcdefBF538.h762 #define bfin_read_DMA10_Y_MODIFY() bfin_read16(DMA10_Y_MODIFY)
763 #define bfin_write_DMA10_Y_MODIFY(val) bfin_write16(DMA10_Y_MODIFY, val)
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h373 #define DMA10_Y_MODIFY 0xffc00e9c /* DMA Channel 10 Y Modify Register */ macro
DcdefBF54x_base.h611 #define bfin_read_DMA10_Y_MODIFY() bfin_read16(DMA10_Y_MODIFY)
612 #define bfin_write_DMA10_Y_MODIFY(val) bfin_write16(DMA10_Y_MODIFY, val)
/arch/blackfin/mach-bf609/include/mach/
DdefBF60x_base.h1736 #define DMA10_Y_MODIFY 0xFFC05018 /* DMA10 Outer Loop Address Increment (2… macro
DcdefBF60x_base.h709 #define bfin_read_DMA10_Y_MODIFY() bfin_read32(DMA10_Y_MODIFY)
710 #define bfin_write_DMA10_Y_MODIFY(val) bfin_write32(DMA10_Y_MODIFY, val)