Home
last modified time | relevance | path

Searched refs:DMA11_X_MODIFY (Results 1 – 12 of 12) sorted by relevance

/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h379 #define DMA11_X_MODIFY 0xFFC00ED4 /* DMA Channel 11 X Modify Register */ macro
DcdefBF522.h701 #define bfin_read_DMA11_X_MODIFY() bfin_read16(DMA11_X_MODIFY)
702 #define bfin_write_DMA11_X_MODIFY(val) bfin_write16(DMA11_X_MODIFY, val)
/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h379 #define DMA11_X_MODIFY 0xFFC00ED4 /* DMA Channel 11 X Modify Register */ macro
DcdefBF512.h684 #define bfin_read_DMA11_X_MODIFY() bfin_read16(DMA11_X_MODIFY)
685 #define bfin_write_DMA11_X_MODIFY(val) bfin_write16(DMA11_X_MODIFY, val)
/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h355 #define DMA11_X_MODIFY 0xFFC00ED4 /* DMA Channel 11 X Modify Register … macro
DcdefBF534.h663 #define bfin_read_DMA11_X_MODIFY() bfin_read16(DMA11_X_MODIFY)
664 #define bfin_write_DMA11_X_MODIFY(val) bfin_write16(DMA11_X_MODIFY,val)
/arch/blackfin/mach-bf538/include/mach/
DdefBF538.h484 #define DMA11_X_MODIFY 0xFFC01CD4 /* DMA Channel 11 X Modify Register */ macro
DcdefBF538.h784 #define bfin_read_DMA11_X_MODIFY() bfin_read16(DMA11_X_MODIFY)
785 #define bfin_write_DMA11_X_MODIFY(val) bfin_write16(DMA11_X_MODIFY, val)
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h387 #define DMA11_X_MODIFY 0xffc00ed4 /* DMA Channel 11 X Modify Register */ macro
DcdefBF54x_base.h636 #define bfin_read_DMA11_X_MODIFY() bfin_read16(DMA11_X_MODIFY)
637 #define bfin_write_DMA11_X_MODIFY(val) bfin_write16(DMA11_X_MODIFY, val)
/arch/blackfin/mach-bf609/include/mach/
DdefBF60x_base.h1755 #define DMA11_X_MODIFY 0xFFC05090 /* DMA11 Inner Loop Address Increment */ macro
DcdefBF60x_base.h742 #define bfin_read_DMA11_X_MODIFY() bfin_read32(DMA11_X_MODIFY)
743 #define bfin_write_DMA11_X_MODIFY(val) bfin_write32(DMA11_X_MODIFY, val)