Home
last modified time | relevance | path

Searched refs:IRQ (Results 1 – 25 of 78) sorted by relevance

1234

/arch/sh/boards/mach-microdev/
Dirq.c44 # error Inconsistancy in defining the IRQ# for Keyboard!
48 # error Inconsistancy in defining the IRQ# for Ethernet!
52 # error Inconsistancy in defining the IRQ# for USB!
56 # error Inconsistancy in defining the IRQ# for PS/2 Mouse!
60 # error Inconsistancy in defining the IRQ# for secondary IDE!
64 # error Inconsistancy in defining the IRQ# for primary IDE!
/arch/mn10300/include/asm/
Dirq.h38 #define irq_canonicalize(IRQ) (IRQ) argument
/arch/blackfin/mach-bf548/
DKconfig189 int "IRQ MXVR Data"
294 int "IRQ Handshake DMA Status"
297 int "IRQ PIXC IN0"
300 int "IRQ PIXC IN1"
303 int "IRQ PIXC OUT"
306 int "IRQ SDH"
309 int "IRQ CNT"
312 int "IRQ KEY"
315 int "IRQ CAN1 RX"
327 int "IRQ USB INT0"
[all …]
/arch/arm/mach-ixp4xx/include/mach/
Dentry-macro.S19 beq 1001f @ upper IRQ?
23 b 1002f @ lower IRQ being
/arch/avr32/mach-at32ap/
Dat32ap700x.c48 #define IRQ(num) \ macro
615 IRQ(2),
629 IRQ(20),
638 IRQ(21),
655 IRQ(19),
764 IRQ(22),
776 IRQ(23),
792 IRQ(13),
799 IRQ(14),
806 IRQ(15),
[all …]
/arch/arc/kernel/
Dentry.S150 ;##################### Scratch Mem for IRQ stack switching #############
200 ; if L2 IRQ interrupted a L1 ISR, disable preemption
204 bbit0 r9, STATUS_A1_BIT, 1f ; L1 not active when L2 IRQ, so normal
568 ; interim IRQ).
590 ; Normal Trap/IRQ entry only saves Scratch (caller-saved) regs
642 ; preempt_schedule_irq() always returns with IRQ disabled
649 ; Restore the saved sys context (common exit-path for EXCPN/IRQ/Trap)
650 ; IRQ shd definitely not happen between now and rtie
660 ; use the same priorty as rtie: EXCPN, L2 IRQ, L1 IRQ, None
687 ; if L2 IRQ interrupted an L1 ISR, we'd disabled preemption earlier
[all …]
/arch/sh/cchips/
DKconfig29 int "HD64461 IRQ"
33 The default setting of the HD64461 IRQ is 36.
/arch/powerpc/boot/dts/
Dp1023rdb.dts159 /* IRQ[0:3] are pulled up on board, set to active-low */
184 * IRQ[4:6] only for PCIe, set to active-high,
185 * IRQ[7] is pulled up on board, set to active-low
211 * IRQ[8:10] are pulled up on board, set to active-low
212 * IRQ[11] only for PCIe, set to active-high,
Dmedia5200.dts135 interrupts = <0 0 3 // IRQ bank 0
136 1 1 3>; // IRQ bank 1
/arch/m68k/q40/
DREADME12 It seems IRQ unmasking can't be safely done on a Q40. IRQ probing
69 Make sure to configure the parallel port as SPP and remove IRQ/DMA jumpers
88 The main interrupt register IIRQ_REG will indicate whether an IRQ was internal
116 that there is no way to find out which IRQ caused a request, [EI]IRQ_REG
117 displays current state of the various IRQ lines.
/arch/cris/include/arch-v32/arch/
Dirq.h56 #define IRQ_NAME(nr) IRQ_NAME2(IRQ##nr)
/arch/arm/boot/dts/
Domap-zoom-common.dtsi13 * they probably share the same GPIO IRQ
Dtwl6030_omap4.dtsi11 * On most OMAP4 platforms, the twl6030 IRQ line is connected
Dtwl4030_omap3.dtsi16 * On most OMAP3 platforms, the twl4030 IRQ line is connected
Dste-hrefv60plus.dtsi117 /* NFC ENA and RESET to low, pulldown IRQ line */
186 * GPIO 67 for interrupts. Pull-up the IRQ line and drive both
Dimx53-qsb.dts26 interrupts = <11 0x8>; /* low-level active IRQ at GPIO7_11 */
Dimx51-digi-connectcore-som.dtsi307 MX51_PAD_GPIO1_9__GPIO1_9 0xe5 /* IRQ */
313 MX51_PAD_GPIO1_5__GPIO1_5 0xe5 /* IRQ */
Domap4-var-som-om44.dtsi186 /* SPI = 0, IRQ# = 7, 4 = active high level-sensitive */
198 /* SPI = 0, IRQ# = 119, 4 = active high level-sensitive */
/arch/arm/kernel/
Dentry-v7m.S41 @ Invoke the IRQ handler
/arch/frv/kernel/
Dirq.c152 #error dont know external IRQ trigger levels for this setup in init_IRQ()
/arch/arm/include/asm/hardware/
Dentry-macro-iomd.S37 2406: ldrneb \irqnr, [\tmp, \irqstat] @ get IRQ number
/arch/metag/
DKconfig.debug17 will also use IRQ stacks to compensate for the reduced stackspace.
/arch/cris/include/arch-v10/arch/
Dirq.h108 #define IRQ_NAME(nr) IRQ_NAME2(IRQ##nr)
/arch/arm/mach-w90x900/
Dcpu.c46 IODESC_ENT(IRQ),
/arch/arm64/boot/dts/
Dapm-storm.dtsi88 interrupts = <1 9 0xf04>; /* GIC Maintenence IRQ */
93 interrupts = <1 0 0xff01>, /* Secure Phys IRQ */
94 <1 13 0xff01>, /* Non-secure Phys IRQ */
95 <1 14 0xff01>, /* Virt IRQ */
96 <1 15 0xff01>; /* Hyp IRQ */

1234