Home
last modified time | relevance | path

Searched refs:__raw_readq (Results 1 – 25 of 45) sorted by relevance

12

/arch/mips/pci/
Dpci-tx4938.c25 (__raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_PCI66) ? in tx4938_report_pciclk()
27 if (__raw_readq(&tx4938_ccfgptr->pcfg) & TX4938_PCFG_PCICLKEN_ALL) { in tx4938_report_pciclk()
28 u64 ccfg = __raw_readq(&tx4938_ccfgptr->ccfg); in tx4938_report_pciclk()
61 __u64 ccfg = __raw_readq(&tx4938_ccfgptr->ccfg); in tx4938_report_pci1clk()
78 if (__raw_readq(&tx4938_ccfgptr->pcfg) & TX4938_PCFG_PCICLKEN_ALL) { in tx4938_pciclk66_setup()
80 u64 ccfg = __raw_readq(&tx4938_ccfgptr->ccfg); in tx4938_pciclk66_setup()
109 (unsigned long)__raw_readq(&tx4938_ccfgptr->ccfg)); in tx4938_pciclk66_setup()
120 if (__raw_readq(&tx4938_ccfgptr->pcfg) & in tx4938_pcic1_map_irq()
125 if (__raw_readq(&tx4938_ccfgptr->pcfg) & in tx4938_pcic1_map_irq()
Dpci-tx4927.c25 (__raw_readq(&tx4927_ccfgptr->ccfg) & TX4927_CCFG_PCI66) ? in tx4927_report_pciclk()
27 if (__raw_readq(&tx4927_ccfgptr->pcfg) & TX4927_PCFG_PCICLKEN_ALL) { in tx4927_report_pciclk()
28 u64 ccfg = __raw_readq(&tx4927_ccfgptr->ccfg); in tx4927_report_pciclk()
58 if (__raw_readq(&tx4927_ccfgptr->pcfg) & TX4927_PCFG_PCICLKEN_ALL) { in tx4927_pciclk66_setup()
60 u64 ccfg = __raw_readq(&tx4927_ccfgptr->ccfg); in tx4927_pciclk66_setup()
78 (unsigned long)__raw_readq(&tx4927_ccfgptr->ccfg)); in tx4927_pciclk66_setup()
Dpci-tx4939.c25 (__raw_readq(&tx4939_ccfgptr->ccfg) & TX4939_CCFG_PCI66) ? in tx4939_report_pciclk()
27 if (__raw_readq(&tx4939_ccfgptr->pcfg) & TX4939_PCFG_PCICLKEN_ALL) { in tx4939_report_pciclk()
29 if (!(__raw_readq(&tx4939_ccfgptr->ccfg) & TX4939_CCFG_PCI66)) in tx4939_report_pciclk()
56 if (__raw_readq(&tx4939_ccfgptr->pcfg) & in tx4939_pcic1_map_irq()
61 if (__raw_readq(&tx4939_ccfgptr->pcfg) & in tx4939_pcic1_map_irq()
/arch/mips/sibyte/swarm/
Drtc_m41t81.c90 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in m41t81_read()
97 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in m41t81_read()
103 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in m41t81_read()
106 if (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_ERROR) { in m41t81_read()
112 return (__raw_readq(SMB_CSR(R_SMB_DATA)) & 0xff); in m41t81_read()
117 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in m41t81_write()
125 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in m41t81_write()
128 if (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_ERROR) { in m41t81_write()
138 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in m41t81_write()
Drtc_xicor1241.c64 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in xicor_read()
72 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in xicor_read()
78 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in xicor_read()
81 if (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_ERROR) { in xicor_read()
87 return (__raw_readq(SMB_CSR(R_SMB_DATA)) & 0xff); in xicor_read()
92 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in xicor_write()
100 while (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_BUSY) in xicor_write()
103 if (__raw_readq(SMB_CSR(R_SMB_STATUS)) & M_SMB_ERROR) { in xicor_write()
Dplatform.c60 offset = __raw_readq(base + R_IO_EXT_REG(R_IO_EXT_START_ADDR, IDE_CS)); in swarm_pata_init()
61 size = __raw_readq(base + R_IO_EXT_REG(R_IO_EXT_MULT_SIZE, IDE_CS)); in swarm_pata_init()
/arch/metag/include/asm/
Dio.h48 #define __raw_readq __raw_readq macro
49 static inline u64 __raw_readq(const volatile void __iomem *addr) in __raw_readq() function
110 #define readq __raw_readq
124 #define metag_in64(addr) __raw_readq((volatile void __iomem *)(addr))
/arch/mips/txx9/rbtx4927/
Dsetup.c63 int extarb = !(__raw_readq(&tx4927_ccfgptr->ccfg) & TX4927_CCFG_PCIARB); in tx4927_pci_setup()
68 if (__raw_readq(&tx4927_ccfgptr->ccfg) & TX4927_CCFG_PCI66) in tx4927_pci_setup()
110 int extarb = !(__raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_PCIARB); in tx4937_pci_setup()
115 if (__raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_PCI66) in tx4937_pci_setup()
229 switch ((unsigned long)__raw_readq(&tx4927_ccfgptr->ccfg) & in rbtx4927_clock_init()
255 switch ((unsigned long)__raw_readq(&tx4938_ccfgptr->ccfg) & in rbtx4937_clock_init()
/arch/mips/kernel/
Dcsrc-bcm1480.c33 return (cycle_t) __raw_readq(IOADDR(A_SCD_ZBBUS_CYCLE_COUNT)); in bcm1480_hpt_read()
50 plldiv = G_BCM1480_SYS_PLL_DIV(__raw_readq(IOADDR(A_SCD_SYSTEM_CFG))); in sb1480_clocksource_init()
Dcsrc-sb1250.c40 …count = G_SCD_TIMER_CNT(__raw_readq(IOADDR(A_SCD_TIMER_REGISTER(SB1250_HPT_NUM, R_SCD_TIMER_CNT)))… in sb1250_hpt_read()
/arch/mips/sibyte/common/
Dsb_tbprof.c165 scdperfcnt = __raw_readq(IOADDR(A_SCD_PERF_CNT_CFG)); in arm_tb()
218 p[i - 1] = __raw_readq(IOADDR(A_SCD_TRACE_READ)); in sbprof_tb_intr()
220 p[i - 2] = __raw_readq(IOADDR(A_SCD_TRACE_READ)); in sbprof_tb_intr()
222 p[i - 3] = __raw_readq(IOADDR(A_SCD_TRACE_READ)); in sbprof_tb_intr()
224 p[i - 4] = __raw_readq(IOADDR(A_SCD_TRACE_READ)); in sbprof_tb_intr()
226 p[i - 5] = __raw_readq(IOADDR(A_SCD_TRACE_READ)); in sbprof_tb_intr()
228 p[i - 6] = __raw_readq(IOADDR(A_SCD_TRACE_READ)); in sbprof_tb_intr()
284 scdperfcnt = __raw_readq(IOADDR(A_SCD_PERF_CNT_CFG)); in sbprof_zbprof_start()
/arch/mips/sibyte/bcm1480/
Dsetup.c124 sys_rev = __raw_readq(IOADDR(A_SCD_SYSTEM_REVISION)); in bcm1480_setup()
134 plldiv = G_BCM1480_SYS_PLL_DIV(__raw_readq(IOADDR(A_SCD_SYSTEM_CFG))); in bcm1480_setup()
Dirq.c170 pending = __raw_readq(IOADDR(A_BCM1480_IMR_REGISTER(bcm1480_irq_owner[irq], in ack_bcm1480_irq()
332 mask_h = __raw_readq( in dispatch_ip2()
334 mask_l = __raw_readq( in dispatch_ip2()
/arch/mips/txx9/generic/
Dsetup_tx4938.c296 if (__raw_readq(&tx4938_ccfgptr->pcfg) & TX4938_PCFG_ETH0_SEL) in tx4938_sio_init()
315 u64 pcfg = __raw_readq(&tx4938_ccfgptr->pcfg); in tx4938_ethaddr_init()
359 if ((__raw_readq(&tx4938_ccfgptr->pcfg) & in tx4938_ata_init()
365 ebccr = __raw_readq(&tx4938_ebuscptr->cr[i]); in tx4938_ata_init()
396 if ((__raw_readq(&tx4938_ccfgptr->pcfg) & in tx4938_ndfmc_init()
419 u64 pcfg = __raw_readq(&tx4938_ccfgptr->pcfg); in tx4938_aclc_init()
Dmem_tx4927.c48 val = __raw_readq(addr); in tx4927_process_sdccr()
Dsetup_tx4939.c302 __u64 pcfg = __raw_readq(&tx4939_ccfgptr->pcfg); in tx4939_sio_init()
359 u64 pcfg = __raw_readq(&tx4939_ccfgptr->pcfg); in tx4939_ethaddr_init()
421 __u64 pcfg = __raw_readq(&tx4939_ccfgptr->pcfg); in tx4939_ata_init()
486 u64 pcfg = __raw_readq(&tx4939_ccfgptr->pcfg); in tx4939_aclc_init()
/arch/mips/txx9/rbtx4938/
Dsetup.c42 int extarb = !(__raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_PCIARB); in rbtx4938_pci_setup()
47 if (__raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_PCI66) in rbtx4938_pci_setup()
85 if (__raw_readq(&tx4938_ccfgptr->pcfg) & in rbtx4938_pci_setup()
90 if (!(__raw_readq(&tx4938_ccfgptr->ccfg) in rbtx4938_pci_setup()
/arch/mips/sibyte/sb1250/
Dsetup.c187 sys_rev = __raw_readq(IOADDR(A_SCD_SYSTEM_REVISION)); in sb1250_setup()
196 plldiv = G_SYS_PLL_DIV(__raw_readq(IOADDR(A_SCD_SYSTEM_CFG))); in sb1250_setup()
Dirq.c152 pending = __raw_readq(IOADDR(A_IMR_REGISTER(sb1250_irq_owner[irq], in ack_sb1250_irq()
300 mask = __raw_readq(IOADDR(A_IMR_REGISTER(cpu, in dispatch_ip2()
/arch/mips/include/asm/txx9/
Dtx4927.h201 ((__u32)__raw_readq(&tx4927_ccfgptr->crir) >> 16)
203 #define TX4927_SDRAMC_CR(ch) __raw_readq(&tx4927_sdramcptr->cr[(ch)])
208 #define TX4927_EBUSC_CR(ch) __raw_readq(&tx4927_ebuscptr->cr[(ch)])
/arch/sparc/include/asm/
Dio_64.h55 #define __raw_readq __raw_readq macro
56 static inline u64 __raw_readq(const volatile void __iomem *addr) in __raw_readq() function
297 return __raw_readq(addr); in sbus_readq()
/arch/s390/include/asm/
Dio.h57 #define __raw_readq zpci_read_u64 macro
/arch/alpha/kernel/
Dio.c114 u64 __raw_readq(const volatile void __iomem *addr) in __raw_readq() function
142 EXPORT_SYMBOL(__raw_readq);
171 u64 ret = __raw_readq(addr); in readq()
428 *(u64 *)to = __raw_readq(from); in memcpy_fromio()
/arch/arm64/kernel/
Dio.c36 *(u64 *)to = __raw_readq(from); in __memcpy_fromio()
/arch/alpha/include/asm/
Dio.h263 extern u64 __raw_readq(const volatile void __iomem *addr);
450 extern inline u64 __raw_readq(const volatile void __iomem *addr) in __raw_readq() function
474 u64 ret = __raw_readq(addr); in readq()
506 #define readq_relaxed(addr) __raw_readq(addr)

12