Home
last modified time | relevance | path

Searched refs:core (Results 1 – 25 of 226) sorted by relevance

12345678910

/arch/metag/oprofile/
DMakefile3 oprofile-core-y += buffer_sync.o
4 oprofile-core-y += cpu_buffer.o
5 oprofile-core-y += event_buffer.o
6 oprofile-core-y += oprof.o
7 oprofile-core-y += oprofile_files.o
8 oprofile-core-y += oprofile_stats.o
9 oprofile-core-y += oprofilefs.o
10 oprofile-core-y += timer_int.o
11 oprofile-core-$(CONFIG_HW_PERF_EVENTS) += oprofile_perf.o
15 oprofile-y += $(addprefix ../../../drivers/oprofile/,$(oprofile-core-y))
/arch/mips/kernel/
Dsmp-cps.c33 static unsigned core_vpe_count(unsigned core) in core_vpe_count() argument
40 write_gcr_cl_other(core << CM_GCR_Cx_OTHER_CORENUM_SHF); in core_vpe_count()
62 cpu_data[nvpes + v].core = c; in cps_smp_setup()
128 if (cpu_data[c].core) in cps_prepare_cpus()
170 atomic_set(&mips_cps_core_bootcfg[current_cpu_data.core].vpe_mask, in cps_prepare_cpus()
191 static void boot_core(unsigned core) in boot_core() argument
196 write_gcr_cl_other(core << CM_GCR_Cx_OTHER_CORENUM_SHF); in boot_core()
206 access |= 1 << (CM_GCR_ACCESS_ACCESSEN_SHF + core); in boot_core()
211 mips_cpc_lock_other(core); in boot_core()
220 bitmap_set(core_power, core, 1); in boot_core()
[all …]
Dsmp-gic.c25 unsigned int core = cpu_data[cpu].core; in gic_send_ipi_single() local
47 if (mips_cpc_present() && (core != current_cpu_data.core)) { in gic_send_ipi_single()
49 mips_cpc_lock_other(core); in gic_send_ipi_single()
Dmips-cpc.c64 void mips_cpc_lock_other(unsigned int core) in mips_cpc_lock_other() argument
68 curr_core = current_cpu_data.core; in mips_cpc_lock_other()
71 write_cpc_cl_other(core << CPC_Cx_OTHER_CORENUM_SHF); in mips_cpc_lock_other()
76 unsigned curr_core = current_cpu_data.core; in mips_cpc_unlock_other()
Dpm-cps.c121 unsigned core = current_cpu_data.core; in cps_pm_enter_state() local
131 entry = per_cpu(nc_asm_enter, core)[state]; in cps_pm_enter_state()
155 core_cfg = &mips_cps_core_bootcfg[core]; in cps_pm_enter_state()
167 core_ready_count = per_cpu(ready_count, core); in cps_pm_enter_state()
175 coupled_barrier(&per_cpu(pm_barrier, core), online); in cps_pm_enter_state()
475 uasm_i_addiu(&p, t0, zero, 1 << cpu_data[cpu].core); in cps_gen_entry_code()
625 unsigned core = cpu_data[cpu].core; in cps_gen_core_entries() local
629 if (per_cpu(nc_asm_enter, core)[state]) in cps_gen_core_entries()
637 core, state); in cps_gen_core_entries()
641 per_cpu(nc_asm_enter, core)[state] = entry_fn; in cps_gen_core_entries()
[all …]
/arch/mips/include/asm/netlogic/xlp-hal/
Dsys.h121 #define SYS_CPU_PLL_CTRL0(core) (0x1c0 + (core * 4)) argument
122 #define SYS_CPU_PLL_CTRL1(core) (0x1c1 + (core * 4)) argument
123 #define SYS_CPU_PLL_CTRL2(core) (0x1c2 + (core * 4)) argument
124 #define SYS_CPU_PLL_CTRL3(core) (0x1c3 + (core * 4)) argument
155 #define SYS_9XX_CPU_PLL_CTRL0(core) (0xc0 + (core * 4)) argument
156 #define SYS_9XX_CPU_PLL_CTRL1(core) (0xc1 + (core * 4)) argument
157 #define SYS_9XX_CPU_PLL_CTRL2(core) (0xc2 + (core * 4)) argument
158 #define SYS_9XX_CPU_PLL_CTRL3(core) (0xc3 + (core * 4)) argument
/arch/mips/netlogic/xlp/
Dwakeup.c53 static int xlp_wakeup_core(uint64_t sysbase, int node, int core) in xlp_wakeup_core() argument
58 coremask = (1 << core); in xlp_wakeup_core()
114 int core, n, cpu; in xlp_enable_secondary_cores() local
171 for (core = 0; core < nlm_cores_per_node(); core++) { in xlp_enable_secondary_cores()
173 if (n == 0 && core == 0) in xlp_enable_secondary_cores()
177 if ((syscoremask & (1 << core)) == 0) in xlp_enable_secondary_cores()
181 cpu = (n * nlm_cores_per_node() + core) in xlp_enable_secondary_cores()
187 if (!xlp_wakeup_core(nodep->sysbase, n, core)) in xlp_enable_secondary_cores()
191 nodep->coremask |= 1u << core; in xlp_enable_secondary_cores()
195 pr_err("Node %d : timeout core %d\n", n, core); in xlp_enable_secondary_cores()
Dnlm_hal.c209 static unsigned int nlm_xlp2_get_core_frequency(int node, int core) in nlm_xlp2_get_core_frequency() argument
217 SYS_9XX_CPU_PLL_CTRL0(core)); in nlm_xlp2_get_core_frequency()
219 SYS_9XX_CPU_PLL_CTRL1(core)); in nlm_xlp2_get_core_frequency()
223 SYS_CPU_PLL_CTRL0(core)); in nlm_xlp2_get_core_frequency()
225 SYS_CPU_PLL_CTRL1(core)); in nlm_xlp2_get_core_frequency()
255 static unsigned int nlm_xlp_get_core_frequency(int node, int core) in nlm_xlp_get_core_frequency() argument
267 dfs_div = ((dfsval >> (core * 4)) & 0xf) + 1; in nlm_xlp_get_core_frequency()
276 unsigned int nlm_get_core_frequency(int node, int core) in nlm_get_core_frequency() argument
279 return nlm_xlp2_get_core_frequency(node, core); in nlm_get_core_frequency()
281 return nlm_xlp_get_core_frequency(node, core); in nlm_get_core_frequency()
/arch/powerpc/platforms/ps3/
Dsystem-bus.c362 dev->match_id, dev->match_sub_id, dev_name(&dev->core), in ps3_system_bus_match()
363 drv->match_id, drv->match_sub_id, drv->core.name); in ps3_system_bus_match()
367 dev->match_id, dev->match_sub_id, dev_name(&dev->core), in ps3_system_bus_match()
368 drv->match_id, drv->match_sub_id, drv->core.name); in ps3_system_bus_match()
389 dev_name(&dev->core)); in ps3_system_bus_probe()
391 pr_debug(" <- %s:%d: %s\n", __func__, __LINE__, dev_name(&dev->core)); in ps3_system_bus_probe()
410 dev_dbg(&dev->core, "%s:%d %s: no remove method\n", in ps3_system_bus_remove()
411 __func__, __LINE__, drv->core.name); in ps3_system_bus_remove()
413 pr_debug(" <- %s:%d: %s\n", __func__, __LINE__, dev_name(&dev->core)); in ps3_system_bus_remove()
424 dev_dbg(&dev->core, " -> %s:%d: match_id %d\n", __func__, __LINE__, in ps3_system_bus_shutdown()
[all …]
/arch/avr32/
DMakefile33 core-y += $(machdirs)
34 core-$(CONFIG_BOARD_ATSTK1000) += arch/avr32/boards/atstk1000/
35 core-$(CONFIG_BOARD_ATNGW100_COMMON) += arch/avr32/boards/atngw100/
36 core-$(CONFIG_BOARD_HAMMERHEAD) += arch/avr32/boards/hammerhead/
37 core-$(CONFIG_BOARD_FAVR_32) += arch/avr32/boards/favr-32/
38 core-$(CONFIG_BOARD_MERISC) += arch/avr32/boards/merisc/
39 core-$(CONFIG_BOARD_MIMC200) += arch/avr32/boards/mimc200/
40 core-$(CONFIG_LOADER_U_BOOT) += arch/avr32/boot/u-boot/
41 core-y += arch/avr32/kernel/
42 core-y += arch/avr32/mm/
/arch/arm/crypto/
DMakefile15 aes-arm-bs-y := aesbs-core.o aesbs-glue.o
19 sha256-arm-y := sha256-core.o sha256_glue.o $(sha256-arm-neon-y)
21 aes-arm-ce-y := aes-ce-core.o aes-ce-glue.o
22 sha2-arm-ce-y := sha2-ce-core.o sha2-ce-glue.o
27 $(src)/aesbs-core.S_shipped: $(src)/bsaes-armv7.pl
30 $(src)/sha256-core.S_shipped: $(src)/sha256-armv4.pl
33 .PRECIOUS: $(obj)/aesbs-core.S $(obj)/sha256-core.S
D.gitignore1 aesbs-core.S
2 sha256-core.S
3 sha512-core.S
/arch/c6x/boot/dts/
Dtms320c6678.dtsi60 compatible = "ti,c64x+core-pic";
80 ti,core-mask = < 0x01 >;
86 ti,core-mask = < 0x02 >;
92 ti,core-mask = < 0x04 >;
98 ti,core-mask = < 0x08 >;
104 ti,core-mask = < 0x10 >;
110 ti,core-mask = < 0x20 >;
116 ti,core-mask = < 0x40 >;
122 ti,core-mask = < 0x80 >;
Dtms320c6472.dtsi50 compatible = "ti,c64x+core-pic";
70 ti,core-mask = < 0x01 >;
76 ti,core-mask = < 0x02 >;
82 ti,core-mask = < 0x04 >;
88 ti,core-mask = < 0x08 >;
94 ti,core-mask = < 0x10 >;
100 ti,core-mask = < 0x20 >;
Dtms320c6474.dtsi37 compatible = "ti,c64x+core-pic";
55 ti,core-mask = < 0x04 >;
61 ti,core-mask = < 0x02 >;
67 ti,core-mask = < 0x01 >;
/arch/ia64/
DMakefile48 core-y += arch/ia64/kernel/ arch/ia64/mm/
49 core-$(CONFIG_IA64_DIG) += arch/ia64/dig/
50 core-$(CONFIG_IA64_DIG_VTD) += arch/ia64/dig/
51 core-$(CONFIG_IA64_GENERIC) += arch/ia64/dig/
52 core-$(CONFIG_IA64_HP_ZX1) += arch/ia64/dig/
53 core-$(CONFIG_IA64_HP_ZX1_SWIOTLB) += arch/ia64/dig/
54 core-$(CONFIG_IA64_SGI_SN2) += arch/ia64/sn/
55 core-$(CONFIG_IA64_SGI_UV) += arch/ia64/uv/
56 core-$(CONFIG_KVM) += arch/ia64/kvm/
/arch/cris/include/arch-v32/arch/hwregs/
DMakefile56 REGDESC += $(BASEDIR)/core/cpu/intr_vect/rtl/guinness/ivmask.config.r
57 REGDESC += $(BASEDIR)/core/memarb/rtl/guinness/marb_top.r
58 REGDESC += $(BASEDIR)/core/cpu/mmu/doc/mmu_regs.r
62 REGDESC += $(BASEDIR)/core/strcop/rtl/strcop_regs.r
101 dma_defs.h: $(BASEDIR)/core/dma/rtl/common/dma_regdes.r
103 $(BASEDIR)/core/dma/sw/dma.h:
104 dma.h: $(BASEDIR)/core/dma/sw/dma.h
112 intr_vect_defs.h: $(BASEDIR)/core/cpu/intr_vect/rtl/guinness/ivmask.config.r
114 intr_vect_defs_asm.h: $(BASEDIR)/core/cpu/intr_vect/rtl/guinness/ivmask.config.r
121 mmu_defs_asm.h: $(BASEDIR)/core/cpu/mmu/doc/mmu_regs.r
[all …]
/arch/arm64/crypto/
DMakefile12 sha1-ce-y := sha1-ce-glue.o sha1-ce-core.o
15 sha2-ce-y := sha2-ce-glue.o sha2-ce-core.o
18 ghash-ce-y := ghash-ce-glue.o ghash-ce-core.o
24 aes-ce-ccm-y := aes-ce-ccm-glue.o aes-ce-ccm-core.o
/arch/powerpc/include/asm/
Dcputhreads.h68 int cpu_first_thread_of_core(int core);
71 static inline int cpu_first_thread_of_core(int core) { return core; } in cpu_first_thread_of_core() argument
Dps3.h377 struct device core; member
391 struct device_driver core; member
406 return container_of(_drv, struct ps3_system_bus_driver, core); in ps3_drv_to_system_bus_drv()
411 return container_of(_dev, struct ps3_system_bus_device, core); in ps3_dev_to_system_bus_dev()
417 BUG_ON(!_dev->core.driver); in ps3_system_bus_dev_to_system_bus_drv()
418 return ps3_drv_to_system_bus_drv(_dev->core.driver); in ps3_system_bus_dev_to_system_bus_drv()
430 dev_set_drvdata(&dev->core, data); in ps3_system_bus_set_drvdata()
435 return dev_get_drvdata(&dev->core); in ps3_system_bus_get_drvdata()
/arch/arm64/
DMakefile54 core-y += arch/arm64/kernel/ arch/arm64/mm/
55 core-$(CONFIG_NET) += arch/arm64/net/
56 core-$(CONFIG_KVM) += arch/arm64/kvm/
57 core-$(CONFIG_XEN) += arch/arm64/xen/
58 core-$(CONFIG_CRYPTO) += arch/arm64/crypto/
/arch/arc/
DMakefile78 core-y += arch/arc/
81 core-y += arch/arc/boot/dts/
83 core-$(CONFIG_ARC_PLAT_FPGA_LEGACY) += arch/arc/plat-arcfpga/
84 core-$(CONFIG_ARC_PLAT_TB10X) += arch/arc/plat-tb10x/
/arch/arm/boot/dts/
Dqcom-ipq8064.dtsi137 clock-names = "core", "iface";
147 clock-names = "core", "iface";
172 clock-names = "core", "iface";
182 clock-names = "core", "iface";
206 clock-names = "core", "iface";
216 clock-names = "core", "iface";
229 clock-names = "core", "iface";
259 clock-names = "slave_face", "iface", "core",
Dintegrator.dtsi2 * SoC core Device Tree for the ARM Integrator platforms
8 core-module@10000000 {
9 compatible = "arm,core-module-integrator";
/arch/metag/
DMakefile45 core-y += arch/metag/boot/dts/
46 core-y += arch/metag/kernel/
47 core-y += arch/metag/mm/

12345678910