Home
last modified time | relevance | path

Searched refs:link (Results 1 – 25 of 136) sorted by relevance

123456

/arch/mips/pci/
Dmsi-xlp.c63 static inline int nlm_link_msiirq(int link, int msivec) in nlm_link_msiirq() argument
65 return NLM_MSI_VEC_BASE + link * XLP_MSIVEC_PER_LINK + msivec; in nlm_link_msiirq()
91 static inline int nlm_link_msixirq(int link, int bit) in nlm_link_msixirq() argument
93 return NLM_MSIX_VEC_BASE + link * XLP_MSIXVEC_PER_LINK + bit; in nlm_link_msixirq()
169 int link, vec; in xlp_msi_mask_ack() local
171 link = nlm_irq_msilink(d->irq); in xlp_msi_mask_ack()
182 ack_c0_eirr(PIC_PCIE_LINK_MSI_IRQ(link)); in xlp_msi_mask_ack()
185 PIC_9XX_IRT_PCIE_LINK_INDEX(link)); in xlp_msi_mask_ack()
187 nlm_pic_ack(md->node->picbase, PIC_IRT_PCIE_LINK_INDEX(link)); in xlp_msi_mask_ack()
215 int link, msixvec; in xlp_msix_mask_ack() local
[all …]
Dpci-xlp.c239 static void xlp_config_pci_bswap(int node, int link) in xlp_config_pci_bswap() argument
245 lnkbase = nlm_get_pcie_base(node, link); in xlp_config_pci_bswap()
253 BRIDGE_9XX_PCIEMEM_BASE0 + link); in xlp_config_pci_bswap()
257 BRIDGE_9XX_PCIEMEM_LIMIT0 + link); in xlp_config_pci_bswap()
262 BRIDGE_9XX_PCIEIO_BASE0 + link); in xlp_config_pci_bswap()
266 BRIDGE_9XX_PCIEIO_LIMIT0 + link); in xlp_config_pci_bswap()
270 reg = nlm_read_bridge_reg(nbubase, BRIDGE_PCIEMEM_BASE0 + link); in xlp_config_pci_bswap()
274 BRIDGE_PCIEMEM_LIMIT0 + link); in xlp_config_pci_bswap()
277 reg = nlm_read_bridge_reg(nbubase, BRIDGE_PCIEIO_BASE0 + link); in xlp_config_pci_bswap()
280 reg = nlm_read_bridge_reg(nbubase, BRIDGE_PCIEIO_LIMIT0 + link); in xlp_config_pci_bswap()
[all …]
Dpci-xlr.c178 static int nlm_pci_link_to_irq(int link) in nlm_pci_link_to_irq() argument
180 switch (link) { in nlm_pci_link_to_irq()
196 WARN(1, "Unexpected link %d\n", link); in nlm_pci_link_to_irq()
203 int link; in get_irq_vector() local
212 link = PCI_SLOT(lnk->devfn); in get_irq_vector()
213 return nlm_pci_link_to_irq(link); in get_irq_vector()
332 int link, irq; in pcibios_init() local
360 for (link = 0; link < 4; link++) { in pcibios_init()
361 irq = nlm_pci_link_to_irq(link); in pcibios_init()
/arch/arm/kernel/
Dinsn.c6 __arm_gen_branch_thumb2(unsigned long pc, unsigned long addr, bool link) in __arm_gen_branch_thumb2() argument
29 if (link) in __arm_gen_branch_thumb2()
36 __arm_gen_branch_arm(unsigned long pc, unsigned long addr, bool link) in __arm_gen_branch_arm() argument
41 if (link) in __arm_gen_branch_arm()
56 __arm_gen_branch(unsigned long pc, unsigned long addr, bool link) in __arm_gen_branch() argument
59 return __arm_gen_branch_thumb2(pc, addr, link); in __arm_gen_branch()
61 return __arm_gen_branch_arm(pc, addr, link); in __arm_gen_branch()
Dinsn.h15 __arm_gen_branch(unsigned long pc, unsigned long addr, bool link);
/arch/x86/kernel/
Damd_nb.c63 struct pci_dev *misc, *link; in amd_cache_northbridges() local
82 link = misc = NULL; in amd_cache_northbridges()
86 node_to_amd_nb(i)->link = link = in amd_cache_northbridges()
87 next_northbridge(link, amd_nb_link_ids); in amd_cache_northbridges()
171 struct pci_dev *link = node_to_amd_nb(amd_get_nb_id(cpu))->link; in amd_get_subcaches() local
178 pci_read_config_dword(link, 0x1d4, &mask); in amd_get_subcaches()
196 pci_read_config_dword(nb->link, 0x1d4, &reset); in amd_set_subcaches()
211 pci_write_config_dword(nb->link, 0x1d4, mask); in amd_set_subcaches()
214 pci_read_config_dword(nb->link, 0x1d4, &reg); in amd_set_subcaches()
Dkvm.c93 struct hlist_node link; member
112 hlist_entry(p, typeof(*n), link); in _find_apf_task()
133 hlist_del(&e->link); in kvm_async_pf_task_wait()
145 hlist_add_head(&n.link, &b->list); in kvm_async_pf_task_wait()
151 if (hlist_unhashed(&n.link)) in kvm_async_pf_task_wait()
180 hlist_del_init(&n->link); in apf_task_wake_one()
197 hlist_entry(p, typeof(*n), link); in apf_task_wake_all()
237 hlist_add_head(&n->link, &b->list); in kvm_async_pf_task_wake()
/arch/arm/xen/
Dp2m.c33 struct rb_node **link = &phys_to_mach.rb_node; in xen_add_phys_to_mach_entry() local
38 while (*link) { in xen_add_phys_to_mach_entry()
39 parent = *link; in xen_add_phys_to_mach_entry()
46 link = &(*link)->rb_left; in xen_add_phys_to_mach_entry()
48 link = &(*link)->rb_right; in xen_add_phys_to_mach_entry()
50 rb_link_node(&new->rbnode_phys, parent, link); in xen_add_phys_to_mach_entry()
/arch/x86/pci/
Damd_bus.c41 static struct pci_root_info __init *find_pci_root_info(int node, int link) in find_pci_root_info() argument
47 if (info->node == node && info->link == link) in find_pci_root_info()
65 int link; in early_root_info_init() local
125 link = (reg >> 8) & 0x03; in early_root_info_init()
127 info = alloc_pci_root_info(min_bus, max_bus, node, link); in early_root_info_init()
158 link = (reg >> 4) & 0x03; in early_root_info_init()
161 info = find_pci_root_info(node, link); in early_root_info_init()
166 node, link, start, end); in early_root_info_init()
225 link = (reg >> 4) & 0x03; in early_root_info_init()
230 info = find_pci_root_info(node, link); in early_root_info_init()
[all …]
Dbus_numa.h18 int link; member
23 int node, int link);
Dbus_numa.c79 int node, int link) in alloc_pci_root_info() argument
96 info->link = link; in alloc_pci_root_info()
/arch/x86/platform/uv/
Duv_irq.c54 struct rb_node **link = &uv_irq_root.rb_node; in uv_set_irq_2_mmr_info() local
70 while (*link) { in uv_set_irq_2_mmr_info()
71 parent = *link; in uv_set_irq_2_mmr_info()
84 link = &(*link)->rb_left; in uv_set_irq_2_mmr_info()
86 link = &(*link)->rb_right; in uv_set_irq_2_mmr_info()
90 rb_link_node(&n->list, parent, link); in uv_set_irq_2_mmr_info()
/arch/tile/gxio/
Dmpipe.c31 #define link link_shadow macro
543 int gxio_mpipe_link_open(gxio_mpipe_link_t *link, in gxio_mpipe_link_open() argument
557 link->context = context; in gxio_mpipe_link_open()
558 link->channel = rv >> 8; in gxio_mpipe_link_open()
559 link->mac = rv & 0xFF; in gxio_mpipe_link_open()
566 int gxio_mpipe_link_close(gxio_mpipe_link_t *link) in gxio_mpipe_link_close() argument
568 return gxio_mpipe_link_close_aux(link->context, link->mac); in gxio_mpipe_link_close()
573 int gxio_mpipe_link_set_attr(gxio_mpipe_link_t *link, uint32_t attr, in gxio_mpipe_link_set_attr() argument
576 return gxio_mpipe_link_set_attr_aux(link->context, link->mac, attr, in gxio_mpipe_link_set_attr()
/arch/sh/mm/
Dpmb.c51 struct pmb_entry *link; member
175 for (iter = pmbe->link; iter; iter = iter->link) in pmb_mapping_exists()
286 pmbe->link = NULL; in pmb_free()
387 pmbp->link = pmbe; in pmb_bolt_mapping()
508 pmbe = pmblink->link; in __pmb_unmap_entry()
645 pmbp->link = pmbe; in pmb_synchronize()
663 tail = head->link; in pmb_merge()
673 if (!tail->link) in pmb_merge()
676 tail = tail->link; in pmb_merge()
691 __pmb_unmap_entry(head->link, depth); in pmb_merge()
[all …]
/arch/mips/include/asm/netlogic/xlp-hal/
Dpcibus.h105 void xlp_init_node_msi_irqs(int node, int link);
107 static inline void xlp_init_node_msi_irqs(int node, int link) {} in xlp_init_node_msi_irqs() argument
/arch/arc/kernel/
Dunwind.c126 struct unwind_table *link; member
161 for (table = &root_table; table; table = table->link) in find_table()
202 table->link = NULL; in init_unwind_table()
385 last_table->link = table; in unwind_add_table()
387 root_table.link = table; in unwind_add_table()
403 for (prev = &root_table; prev->link && prev->link != table; in unlink_table()
404 prev = prev->link) in unlink_table()
407 if (prev->link) { in unlink_table()
413 prev->link = table->link; in unlink_table()
414 if (!prev->link) in unlink_table()
[all …]
/arch/um/sys-ia64/
DMakefile11 clean-files := $(OBJS) link.ld
/arch/powerpc/sysdev/xics/
Dxics-common.c122 list_for_each_entry(ics, &ics_list, link) in xics_mask_unknown_vec()
307 list_for_each_entry(ics, &ics_list, link) in xics_host_match()
343 list_for_each_entry(ics, &ics_list, link) in xics_host_map()
380 list_add(&ics->link, &ics_list); in xics_register_ics()
/arch/powerpc/kernel/
Duprobes.c201 orig_ret_vaddr = regs->link; in arch_uretprobe_hijack_return_addr()
204 regs->link = trampoline_vaddr; in arch_uretprobe_hijack_return_addr()
Dppc32.h25 unsigned int link; member
/arch/xtensa/
DKconfig.debug19 Enable this function to disable link-time optimizations.
23 Enabling this option improves the link time but increases the
/arch/sh/include/asm/
Ddwarf.h250 struct list_head link; member
268 struct list_head link; member
305 struct list_head link; member
/arch/sh/kernel/
Ddwarf.c84 list_add(&reg->link, &frame->reg_list); in dwarf_frame_alloc_reg()
93 list_for_each_entry_safe(reg, n, &frame->reg_list, link) { in dwarf_frame_free_regs()
94 list_del(&reg->link); in dwarf_frame_free_regs()
112 list_for_each_entry(reg, &frame->reg_list, link) { in dwarf_frame_reg()
859 list_add_tail(&cie->link, &mod->arch.cie_list); in dwarf_parse_cie()
951 list_add_tail(&fde->link, &mod->arch.fde_list); in dwarf_parse_fde()
1138 list_for_each_entry_safe(cie, ctmp, &mod->arch.cie_list, link) { in module_dwarf_cleanup()
1139 list_del(&cie->link); in module_dwarf_cleanup()
1148 list_for_each_entry_safe(fde, ftmp, &mod->arch.fde_list, link) { in module_dwarf_cleanup()
1149 list_del(&fde->link); in module_dwarf_cleanup()
/arch/m68k/fpsp040/
Dskeleton.S66 link %a6,#-LOCAL_SIZE
103 link %a6,#-LOCAL_SIZE
142 link %a6,#-LOCAL_SIZE
180 link %a6,#-LOCAL_SIZE
206 link %a6,#-LOCAL_SIZE
231 link %a6,#-LOCAL_SIZE
253 link %a6,#-LOCAL_SIZE
278 link %a6,#-LOCAL_SIZE
/arch/tile/include/gxio/
Dmpipe.h1783 extern int gxio_mpipe_link_open(gxio_mpipe_link_t *link,
1798 extern int gxio_mpipe_link_close(gxio_mpipe_link_t *link);
1805 static inline int gxio_mpipe_link_channel(gxio_mpipe_link_t *link) in gxio_mpipe_link_channel() argument
1807 return link->channel; in gxio_mpipe_link_channel()
1818 extern int gxio_mpipe_link_set_attr(gxio_mpipe_link_t *link, uint32_t attr,

123456