Home
last modified time | relevance | path

Searched refs:mask1 (Results 1 – 14 of 14) sorted by relevance

/arch/parisc/kernel/
Dsys_parisc32.c27 compat_uint_t mask0, compat_uint_t mask1, compat_int_t dfd, in sys32_fanotify_mark() argument
31 ((__u64)mask1 << 32) | mask0, in sys32_fanotify_mark()
/arch/alpha/kernel/
Dsys_rawhide.c102 unsigned int mask, mask1, hose; in rawhide_mask_and_ack_irq() local
111 mask1 = 1 << irq; in rawhide_mask_and_ack_irq()
112 mask = ~mask1 | hose_irq_masks[hose]; in rawhide_mask_and_ack_irq()
121 *(vuip)MCPCIA_INT_REQ(MCPCIA_HOSE2MID(hose)) = mask1; in rawhide_mask_and_ack_irq()
Dsys_titan.c69 unsigned long mask0, mask1, mask2, mask3, dummy; in titan_update_irq_hw() local
74 mask1 = mask & titan_cpu_irq_affinity[1]; in titan_update_irq_hw()
79 else if (bcpu == 1) mask1 |= isa_enable; in titan_update_irq_hw()
93 *dim1 = mask1; in titan_update_irq_hw()
Dsys_dp264.c55 unsigned long mask0, mask1, mask2, mask3, dummy; in tsunami_update_irq_hw() local
59 mask1 = mask & cpu_irq_affinity[1]; in tsunami_update_irq_hw()
64 else if (bcpu == 1) mask1 |= isa_enable; in tsunami_update_irq_hw()
78 *dim1 = mask1; in tsunami_update_irq_hw()
/arch/mips/sgi-ip27/
Dip27-nmi.c132 hubreg_t mask0, mask1, pend0, pend1; in nmi_dump_hub_irq() local
136 mask1 = REMOTE_HUB_L(nasid, PI_INT_MASK1_A); in nmi_dump_hub_irq()
139 mask1 = REMOTE_HUB_L(nasid, PI_INT_MASK1_B); in nmi_dump_hub_irq()
145 printk("PI_INT_MASK0: %16Lx PI_INT_MASK1: %16Lx\n", mask0, mask1); in nmi_dump_hub_irq()
Dip27-irq.c130 hubreg_t pend1, mask1; in ip27_do_irq_mask1() local
137 mask1 = LOCAL_HUB_L(pi_int_mask1); in ip27_do_irq_mask1()
139 pend1 &= mask1; /* Pick intrs we should look at */ in ip27_do_irq_mask1()
/arch/powerpc/sysdev/qe_lib/
Dgpio.c228 u32 mask1 = 1 << (QE_PIO_PINS - (pin + 1)); in qe_pin_set_dedicated() local
243 if (sregs->cpdata & mask1) in qe_pin_set_dedicated()
244 qe_gc->cpdata |= mask1; in qe_pin_set_dedicated()
246 qe_gc->cpdata &= ~mask1; in qe_pin_set_dedicated()
249 clrsetbits_be32(&regs->cpodr, mask1, sregs->cpodr & mask1); in qe_pin_set_dedicated()
/arch/mips/vr41xx/common/
Dicu.c628 uint16_t mask1, mask2; in icu_get_irq() local
632 mask1 = icu1_read(MSYSINT1REG); in icu_get_irq()
637 mask1 &= pend1; in icu_get_irq()
640 if (mask1) { in icu_get_irq()
642 if (irq == INT_TO_IRQ(sysint1_assign[i]) && (mask1 & (1 << i))) in icu_get_irq()
/arch/frv/kernel/
Dgdb-stub.c851 unsigned long mask0, mask1; in gdbstub_set_breakpoint() member
963 __debug_regs->dbmr[0][1] = dbmr.mask1; in gdbstub_set_breakpoint()
972 : : "r"(addr), "r"(dbmr.mask0), "r"(dbmr.mask1)); in gdbstub_set_breakpoint()
983 __debug_regs->dbmr[1][1] = dbmr.mask1; in gdbstub_set_breakpoint()
992 : : "r"(addr), "r"(dbmr.mask0), "r"(dbmr.mask1)); in gdbstub_set_breakpoint()
1015 unsigned long mask0, mask1; in gdbstub_clear_breakpoint() member
1105 __get_dbmr1(0) != dbmr.mask1) in gdbstub_clear_breakpoint()
1130 __get_dbmr1(1) != dbmr.mask1) in gdbstub_clear_breakpoint()
/arch/x86/crypto/
Dglue_helper-asm-avx2.S111 #define gf128mul_x2_ble(iv, mask1, mask2, tmp0, tmp1) \ argument
120 vpand mask1, tmp1, tmp1; \
Dcamellia-aesni-avx2-asm_64.S1197 #define gf128mul_x2_ble(iv, mask1, mask2, tmp0, tmp1) \ argument
1206 vpand mask1, tmp1, tmp1; \
/arch/xtensa/lib/
Dstrnlen_user.S45 # a6/ mask1
Dstrncpy_user.S48 # a6/ mask1
/arch/x86/kernel/cpu/
Dperf_event_intel_uncore_snbep.c261 DEFINE_UNCORE_FORMAT_ATTR(mask1, mask1, "config2:32-63");