Home
last modified time | relevance | path

Searched refs:rate_hz (Results 1 – 6 of 6) sorted by relevance

/arch/arm/mach-at91/
Dclock.c120 .rate_hz = AT91_SLOW_CLOCK,
321 rate = clk->rate_hz; in clk_get_rate()
351 actual = clk->parent->rate_hz; in clk_round_rate()
393 actual = clk->parent->rate_hz; in clk_set_rate()
402 clk->rate_hz = actual; in clk_set_rate()
433 clk->rate_hz = parent->rate_hz; in clk_set_parent()
457 clk->rate_hz = parent->rate_hz / pmc_prescaler_divider(pckr); in init_programmable_clock()
568 clk->rate_hz = DIV_ROUND_UP(clk->parent->rate_hz, in clk_register()
693 pllb.rate_hz = at91_pll_rate(&pllb, main_clock, at91_pllb_usb_init); in at91_pllb_usbfs_clock_init()
719 udpck.rate_hz = at91_usb_rate(&pllb, pllb.rate_hz, reg); in at91_pllb_usbfs_clock_init()
[all …]
Dclock.h22 unsigned long rate_hz; member
Dat91sam9x5.c127 .rate_hz = 5000000,
Dat91sam9rl.c159 .rate_hz = 1000000,
Dat91sam9260.c66 .rate_hz = 5000000,
Dat91sam9g45.c187 .rate_hz = 300000,