Home
last modified time | relevance | path

Searched refs:sysc (Results 1 – 25 of 29) sorted by relevance

12

/arch/arm/mach-omap2/
Domap_hwmod.c263 if (!oh->class->sysc) { in _update_sysc_cache()
270 oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs); in _update_sysc_cache()
272 if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE)) in _update_sysc_cache()
288 if (!oh->class->sysc) { in _write_sysconfig()
297 omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs); in _write_sysconfig()
316 if (!oh->class->sysc || in _set_master_standbymode()
317 !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE)) in _set_master_standbymode()
320 if (!oh->class->sysc->sysc_fields) { in _set_master_standbymode()
325 mstandby_shift = oh->class->sysc->sysc_fields->midle_shift; in _set_master_standbymode()
349 if (!oh->class->sysc || in _set_slave_idlemode()
[all …]
Domap_hwmod_common_ipblock_data.c32 .sysc = &omap2_dss_sysc,
53 .sysc = &omap2_rfbi_sysc,
Dwd_timer.c88 oh->class->sysc->syss_offs) in omap2_wd_timer_reset()
92 if (oh->class->sysc->srst_udelay) in omap2_wd_timer_reset()
93 udelay(oh->class->sysc->srst_udelay); in omap2_wd_timer_reset()
Domap_hwmod_2xxx_ipblock_data.c46 .sysc = &omap2_dispc_sysc,
64 .sysc = &omap2xxx_timer_sysc,
84 .sysc = &omap2xxx_wd_timer_sysc,
106 .sysc = &omap2xxx_gpio_sysc,
124 .sysc = &omap2xxx_dma_sysc,
145 .sysc = &omap2xxx_mailbox_sysc,
167 .sysc = &omap2xxx_mcspi_sysc,
188 .sysc = &omap2xxx_gpmc_sysc,
797 .sysc = &omap2_rng_sysc,
835 .sysc = &omap2_sham_sysc,
[all …]
Domap_hwmod_33xx_43xx_ipblock_data.c217 .sysc = &am33xx_aes0_sysc,
242 .sysc = &am33xx_sha0_sysc,
330 .sysc = &am33xx_cpgmac_sysc,
408 .sysc = &am33xx_elm_sysc,
436 .sysc = &am33xx_epwmss_sysc,
579 .sysc = &am33xx_gpio_sysc,
664 .sysc = &gpmc_sysc,
694 .sysc = &am33xx_i2c_sysc,
764 .sysc = &am33xx_mailbox_sysc,
792 .sysc = &am33xx_mcasp_sysc,
[all …]
Domap_hwmod_54xx_data.c228 .sysc = &omap54xx_counter_sysc,
267 .sysc = &omap54xx_dma_sysc,
318 .sysc = &omap54xx_dmic_sysc,
348 .sysc = &omap54xx_dss_sysc,
396 .sysc = &omap54xx_dispc_sysc,
444 .sysc = &omap54xx_dsi1_sysc,
504 .sysc = &omap54xx_hdmi_sysc,
543 .sysc = &omap54xx_rfbi_sysc,
576 .sysc = &omap54xx_emif_sysc,
630 .sysc = &omap54xx_gpio_sysc,
[all …]
Domap_hwmod_44xx_data.c270 .sysc = &omap44xx_aess_sysc,
328 .sysc = &omap44xx_counter_sysc,
363 .sysc = &omap44xx_ctrl_module_sysc,
458 .sysc = &omap44xx_dma_sysc,
509 .sysc = &omap44xx_dmic_sysc,
571 .sysc = &omap44xx_dss_sysc,
618 .sysc = &omap44xx_dispc_sysc,
671 .sysc = &omap44xx_dsi_sysc,
755 .sysc = &omap44xx_hdmi_sysc,
812 .sysc = &omap44xx_rfbi_sysc,
[all …]
Domap_hwmod_7xx_data.c237 .sysc = &dra7xx_counter_sysc,
293 .sysc = &dra7xx_gmac_sysc,
386 .sysc = &dra7xx_dma_sysc,
424 .sysc = &dra7xx_dss_sysc,
481 .sysc = &dra7xx_dispc_sysc,
522 .sysc = &dra7xx_hdmi_sysc,
565 .sysc = &dra7xx_elm_sysc,
602 .sysc = &dra7xx_gpio_sysc,
813 .sysc = &dra7xx_gpmc_sysc,
849 .sysc = &dra7xx_hdq1w_sysc,
[all …]
Domap_hwmod_33xx_data.c48 .sysc = &am33xx_emif_sysc,
120 .sysc = &am33xx_adc_tsc_sysc,
283 .sysc = &lcdc_sysc,
315 .sysc = &am33xx_usbhsotg_sysc,
531 .sysc = &am33xx_rng_sysc,
Dmsdi.c74 omap_test_timeout((omap_hwmod_read(oh, oh->class->sysc->syss_offs) in omap_msdi_reset()
Dhdq1w.c65 oh->class->sysc->syss_offs) in omap_hdq1w_reset()
Domap_hwmod_3xxx_data.c171 .sysc = &omap3xxx_timer_sysc,
462 .sysc = &omap3xxx_wd_timer_sysc,
622 .sysc = &i2c_sysc,
703 .sysc = &omap3_dispc_sysc,
740 .sysc = &omap3xxx_dsi_sysc,
915 .sysc = &omap3xxx_gpio_sysc,
1107 .sysc = &omap3xxx_dma_sysc,
1145 .sysc = &omap3xxx_mcbsp_sysc,
1326 .sysc = &omap3xxx_mcbsp_sidetone_sysc,
1387 .sysc = &omap34xx_sr_sysc,
[all …]
Domap_hwmod_2xxx_3xxx_ipblock_data.c36 .sysc = &omap2_uart_sysc,
277 .sysc = &omap2_hdq1w_sysc,
Domap_hwmod_2430_data.c73 .sysc = &i2c_sysc,
214 .sysc = &omap2430_usbhsotg_sysc,
254 .sysc = &omap2430_mcbsp_sysc,
367 .sysc = &omap2430_mmc_sysc,
Domap_hwmod_43xx_data.c108 .sysc = &am43xx_synctimer_sysc,
365 .sysc = &am43xx_usb_otg_ss_sysc,
404 .sysc = &am43xx_qspi_sysc,
456 .sysc = &am43xx_dispc_sysc,
Domap_hwmod_2420_data.c95 .sysc = &i2c_sysc,
240 .sysc = &omap2420_msdi_sysc,
Di2c.c97 oh->class->sysc->syss_offs) in omap_i2c_reset()
/arch/mips/ralink/
Drt288x.c117 void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT2880_SYSC_BASE); in prom_soc_init() local
123 n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0); in prom_soc_init()
124 n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1); in prom_soc_init()
125 id = __raw_readl(sysc + SYSC_REG_CHIP_ID); in prom_soc_init()
Drt305x.c127 void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT305X_SYSC_BASE); in rt5350_get_mem_size() local
131 t = __raw_readl(sysc + SYSC_REG_SYSTEM_CONFIG); in rt5350_get_mem_size()
244 void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT305X_SYSC_BASE); in prom_soc_init() local
250 n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0); in prom_soc_init()
251 n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1); in prom_soc_init()
282 id = __raw_readl(sysc + SYSC_REG_CHIP_ID); in prom_soc_init()
Drt3883.c220 void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT3883_SYSC_BASE); in prom_soc_init() local
226 n0 = __raw_readl(sysc + RT3883_SYSC_REG_CHIPID0_3); in prom_soc_init()
227 n1 = __raw_readl(sysc + RT3883_SYSC_REG_CHIPID4_7); in prom_soc_init()
228 id = __raw_readl(sysc + RT3883_SYSC_REG_REVID); in prom_soc_init()
Dmt7620.c336 void __iomem *sysc = (void __iomem *) KSEG1ADDR(MT7620_SYSC_BASE); in prom_soc_init() local
343 n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0); in prom_soc_init()
344 n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1); in prom_soc_init()
356 rev = __raw_readl(sysc + SYSC_REG_CHIP_REV); in prom_soc_init()
364 cfg0 = __raw_readl(sysc + SYSC_REG_SYSTEM_CONFIG0); in prom_soc_init()
/arch/mips/boot/dts/
Drt3883.dtsi27 sysc@0 {
28 compatible = "ralink,rt3883-sysc", "ralink,rt3050-sysc";
Drt3050.dtsi27 sysc@0 {
28 compatible = "ralink,rt3052-sysc", "ralink,rt3050-sysc";
Drt2880.dtsi27 sysc@0 {
28 compatible = "ralink,rt2880-sysc";
Dmt7620a.dtsi27 sysc@0 {
28 compatible = "ralink,mt7620a-sysc";

12