Home
last modified time | relevance | path

Searched refs:AR_SREV_9565 (Results 1 – 16 of 16) sorted by relevance

/drivers/net/wireless/ath/ath9k/
Dar9003_phy.h658 #define AR_PHY_SYNTH4_LONG_SHIFT_SELECT ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x00000001 : 0x…
659 #define AR_PHY_SYNTH4_LONG_SHIFT_SELECT_S ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0 : 1)
690 (((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x1628c : 0x16280)))
718 ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x16294 : 0x1628c))
733 ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x16298 : 0x16290))
739 #define AR_PHY_PMU1 ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x16340 : 0x16c40)
743 #define AR_PHY_PMU2 ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x16344 : 0x16c44)
Dar9003_hw.c416 } else if (AR_SREV_9565(ah)) { in ar9003_hw_init_mode_regs()
536 else if (AR_SREV_9565(ah)) in ar9003_tx_gain_table_mode0()
580 else if (AR_SREV_9565(ah)) in ar9003_tx_gain_table_mode1()
608 else if (AR_SREV_9565(ah)) in ar9003_tx_gain_table_mode2()
636 else if (AR_SREV_9565(ah)) in ar9003_tx_gain_table_mode3()
762 else if (AR_SREV_9565(ah)) in ar9003_rx_gain_table_mode0()
806 else if (AR_SREV_9565(ah)) in ar9003_rx_gain_table_mode1()
Dar9003_phy.c88 } else if (AR_SREV_9485(ah) || AR_SREV_9565(ah)) { in ar9003_hw_set_channel()
326 if (!(AR_SREV_9565(ah) && range == 10 && synth_freq == 2437)) in ar9003_hw_spur_ofdm()
499 if (AR_SREV_9565(ah) && (i < 4)) { in ar9003_hw_spur_mitigate_ofdm()
515 if (!AR_SREV_9565(ah)) in ar9003_hw_spur_mitigate()
651 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ar9003_hw_override_ini()
1005 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ar9003_hw_ani_control()
1295 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ar9003_hw_set_nf_limits()
1432 } else if (AR_SREV_9565(ah)) { in ar9003_hw_antdiv_comb_conf_get()
1476 if (!AR_SREV_9485(ah) && !AR_SREV_9565(ah)) in ar9003_hw_set_bt_ant_diversity()
1540 } else if (AR_SREV_9565(ah)) { in ar9003_hw_set_bt_ant_diversity()
[all …]
Dbtcoex.c229 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ath9k_hw_btcoex_set_weight()
321 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ath9k_hw_btcoex_enable()
343 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ath9k_hw_btcoex_disable()
Dhw.c258 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ath9k_hw_read_revisions()
554 if (AR_SREV_9565(ah)) { in __ath9k_hw_init()
706 if (AR_SREV_9485(ah) || AR_SREV_9565(ah)) { in ath9k_hw_init_pll()
847 if (AR_SREV_9565(ah)) in ath9k_hw_init_pll()
1954 if (AR_SREV_9565(ah) && common->bt_ant_diversity) in ath9k_hw_reset()
1979 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ath9k_set_power_sleep()
2347 AR_SREV_9565(ah)) in ath9k_hw_fill_cap_info()
2435 if (!AR_SREV_9330(ah) && !AR_SREV_9485(ah) && !AR_SREV_9565(ah)) in ath9k_hw_fill_cap_info()
2474 if (AR_SREV_9330(ah) || AR_SREV_9485(ah) || AR_SREV_9565(ah)) { in ath9k_hw_fill_cap_info()
2497 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ath9k_hw_fill_cap_info()
[all …]
Dar9003_paprd.c79 AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ar9003_get_training_power_2g()
223 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ar9003_paprd_setup_single_table()
245 AR_SREV_9565(ah) || in ar9003_paprd_setup_single_table()
257 if (IS_CHAN_2GHZ(ah->curchan) && !AR_SREV_9462(ah) && !AR_SREV_9565(ah)) in ar9003_paprd_setup_single_table()
Dgpio.c76 else if (AR_SREV_9462(sc->sc_ah) || AR_SREV_9565(sc->sc_ah)) in ath_fill_led_pin()
378 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ath9k_stop_btcoex()
Dcommon-init.c194 if (AR_SREV_9271(ah) || AR_SREV_9330(ah) || AR_SREV_9485(ah) || AR_SREV_9565(ah)) in ath9k_cmn_setup_ht_cap()
Dar9003_eeprom.c3004 if (AR_SREV_9565(ah)) in ath9k_hw_ar9300_get_eeprom()
3541 else if (AR_SREV_9462(ah) || AR_SREV_9550(ah) || AR_SREV_9565(ah)) in ar9003_hw_xpa_bias_level_apply()
3599 if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ar9003_hw_ant_ctrl_apply()
3623 if (AR_SREV_9462_20_OR_LATER(ah) || AR_SREV_9565(ah)) { in ar9003_hw_ant_ctrl_apply()
3654 if (AR_SREV_9330(ah) || AR_SREV_9485(ah) || AR_SREV_9565(ah)) { in ar9003_hw_ant_ctrl_apply()
3670 if (AR_SREV_9565(ah)) { in ar9003_hw_ant_ctrl_apply()
3700 if ((AR_SREV_9485(ah) || AR_SREV_9565(ah)) in ar9003_hw_ant_ctrl_apply()
3932 } else if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) { in ar9003_hw_internal_regulator_apply()
3963 } else if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ar9003_hw_internal_regulator_apply()
5292 !AR_SREV_9462(ah) && !AR_SREV_9565(ah)) { in ar9003_paprd_set_txpower()
Dar9003_mci.c807 if (AR_SREV_9565(ah)) in ar9003_mci_osla_setup()
861 if (AR_SREV_9565(ah)) { in ar9003_mci_reset()
943 if (AR_SREV_9565(ah)) in ar9003_mci_reset()
Dar9003_calib.c273 if (AR_SREV_9565(ah) && in ar9003_hw_iqcalibrate()
1283 if (!AR_SREV_9462(ah) && !AR_SREV_9565(ah) && !AR_SREV_9485(ah)) in ar9003_hw_do_pcoem_manual_peak_cal()
1674 if (AR_SREV_9485(ah) || AR_SREV_9462(ah) || AR_SREV_9565(ah)) in ar9003_hw_attach_calib_ops()
Dani.c262 if (!AR_SREV_9300_20_OR_LATER(ah) || AR_SREV_9485(ah) || AR_SREV_9565(ah)) in ath9k_hw_set_cck_nil()
Deeprom.h112 #define EEP_RFSILENT_GPIO_SEL ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x00fc : 0x001c)
Dar9003_mac.c34 desc_len = ((AR_SREV_9462(ah) || AR_SREV_9565(ah)) ? 0x18 : 0x17); in ar9003_set_txdesc()
Dmci.c160 btcoex->duty_cycle = AR_SREV_9565(sc->sc_ah) ? 40 : 35; in ath_mci_update_scheme()
Dreg.h933 #define AR_SREV_9565(_ah) \ macro