Home
last modified time | relevance | path

Searched refs:ASSERT (Results 1 – 20 of 20) sorted by relevance

/drivers/net/ethernet/intel/ixgb/
Dixgb_hw.c97 ASSERT(!(ctrl_reg & IXGB_CTRL0_RST)); in ixgb_mac_reset()
531 ASSERT(0); in ixgb_hash_mc_addr()
689 ASSERT(0); in ixgb_setup_fc()
748 ASSERT(reg_address <= IXGB_MAX_PHY_REG_ADDRESS); in ixgb_read_phy_reg()
749 ASSERT(phy_address <= IXGB_MAX_PHY_ADDRESS); in ixgb_read_phy_reg()
750 ASSERT(device_type <= IXGB_MAX_PHY_DEV_TYPE); in ixgb_read_phy_reg()
777 ASSERT((command & IXGB_MSCA_MDI_COMMAND) == 0); in ixgb_read_phy_reg()
804 ASSERT((command & IXGB_MSCA_MDI_COMMAND) == 0); in ixgb_read_phy_reg()
841 ASSERT(reg_address <= IXGB_MAX_PHY_REG_ADDRESS); in ixgb_write_phy_reg()
842 ASSERT(phy_address <= IXGB_MAX_PHY_ADDRESS); in ixgb_write_phy_reg()
[all …]
Dixgb_osdep.h43 #undef ASSERT
44 #define ASSERT(x) BUG_ON(!(x)) macro
Dixgb_ee.c312 ASSERT(0); in ixgb_wait_eeprom_command()
/drivers/staging/rtl8723au/include/
Dodm_debug.h97 #ifndef ASSERT
98 #define ASSERT(expr) macro
119 ASSERT(false); \
/drivers/staging/rtl8188eu/include/
Dodm_debug.h90 #ifndef ASSERT
91 #define ASSERT(expr) macro
113 ASSERT(false); \
/drivers/staging/vt6655/
Ddevice_cfg.h75 #define ASSERT(x) \ macro
85 #define ASSERT(x) macro
Dmac.c258 ASSERT(uByteIdx < 8); in MACvSetMultiAddrByHash()
289 ASSERT(uByteIdx < 8); in MACvResetMultiAddrByHash()
316 ASSERT(byThreshold < 4); in MACvSetRxThreshold()
362 ASSERT(byThreshold < 4); in MACvSetTxThreshold()
408 ASSERT(byDmaLength < 4); in MACvSetDmaLength()
532 ASSERT(byLoopbackMode < 3); in MACvSetLoopbackMode()
Ddevice_main.c1008 ASSERT(pDevice); in device_free_info()
1141 ASSERT(pDesc->pRDInfo); in device_init_rd0_ring()
1165 ASSERT(pDesc->pRDInfo); in device_init_rd1_ring()
1252 ASSERT(pDesc->pTDInfo); in device_init_td0_ring()
1278 ASSERT(pDesc->pTDInfo); in device_init_td1_ring()
1370 ASSERT(pRDInfo->skb); in device_alloc_rx_buf()
1390 ASSERT(pDeF->skb); in device_alloc_frag_buf()
Drxtx.c575 ASSERT(false); in s_uGetDataDuration()
1710 ASSERT(uTmpLen == (cbLastFragPayloadSize - cbMIClen)); in s_cbFillTxBufHead()
1798 ASSERT(uMICFragLen < cbMIClen); in s_cbFillTxBufHead()
1819 ASSERT(uTmpLen == (cbFragPayloadSize)); in s_cbFillTxBufHead()
Dbaseband.c1777 ASSERT(0); in BBuGetFrameTime()
Dcard.c1834 ASSERT(false); in CARDvSetLoopbackMode()
/drivers/atm/
Dfore200e.c98 #define ASSERT(expr) if (!(expr)) { \ macro
104 #define ASSERT(expr) do {} while (0) macro
893 ASSERT(vc_map->vcc); in fore200e_tx_irq()
917 ASSERT(vcc); in fore200e_tx_irq()
1060 ASSERT(vcc); in fore200e_push_rpd()
1063 ASSERT(fore200e_vcc); in fore200e_push_rpd()
1132 ASSERT(atomic_read(&sk_atm(vcc)->sk_wmem_alloc) >= 0); in fore200e_push_rpd()
1137 ASSERT(atomic_read(&sk_atm(vcc)->sk_wmem_alloc) >= 0); in fore200e_push_rpd()
1203 ASSERT(vcc); in fore200e_rx_irq()
1405 ASSERT((vpi >= 0) && (vpi < 1<<FORE200E_VPI_BITS)); in fore200e_open()
[all …]
/drivers/scsi/megaraid/
Dmega_common.h265 #define ASSERT(expression) \ macro
271 #define ASSERT(expression) macro
Dmegaraid_mbox.c2521 ASSERT(!(scb->state & SCB_ISSUED)); in megaraid_abort_handler()
/drivers/staging/slicoss/
DTODO14 - get rid of ASSERT(), use BUG() instead but only where necessary
/drivers/staging/unisys/visorutil/
Dperiodic_work.c201 ASSERT(pw->is_scheduled); in visor_periodic_work_stop()
/drivers/staging/unisys/include/
Dtimskmod.h76 #define ASSERT(cond) \ macro
/drivers/scsi/
Dnsp32.c1832 nsp32_wait_req(data, ASSERT); in nsp32_msgout_occur()
2476 if (!((state == ASSERT) || (state == NEGATE))) { in nsp32_wait_req()
2480 req_bit = (state == ASSERT ? BUSMON_REQ : 0); in nsp32_wait_req()
2505 if (!((state == ASSERT) || (state == NEGATE))) { in nsp32_wait_sack()
2509 ack_bit = (state == ASSERT ? BUSMON_ACK : 0); in nsp32_wait_sack()
Dnsp32.h79 #define ASSERT 1 macro
/drivers/net/ethernet/via/
Dvia-velocity.h1312 #define ASSERT(x) { \ macro
1321 #define ASSERT(x) macro