Home
last modified time | relevance | path

Searched refs:BIT20 (Results 1 – 14 of 14) sorted by relevance

/drivers/staging/emxx_udc/
Demxx_udc.h107 #define BIT20 0x00100000 macro
179 #define EP12_INT BIT20
206 #define EP12_EN BIT20
336 #define EPn_OUT_STALL_INT BIT20 /* RW */
361 #define EPn_OUT_STALL_EN BIT20 /* RW */
/drivers/staging/rtl8188eu/include/
Drtl8188e_spec.h46 #define BIT20 0x00100000 macro
626 #define IMR_BCNDMAINT0_88E BIT20 /* Beacon DMA Interrupt 0 */
652 #define IMR_BCNDERR7_88E BIT20 /* Beacon DMA Error Int 7 */
1212 #define SDIO_HIMR_HSISR_IND_MSK BIT20
1238 #define SDIO_HISR_HSISR_IND BIT20
1310 #define GPS_HWPDN_EN BIT20
Dosdep_service.h127 #define BIT20 0x00100000 macro
/drivers/net/wireless/rtlwifi/btcoexist/
Dhalbt_precomp.h68 #define BIT20 0x00100000 macro
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_hw.h145 BIT18 | BIT19 | BIT20 | BIT21 | BIT22 | BIT23)
154 #define RCR_AMF BIT20
/drivers/scsi/
Dtmscsim.h172 #define BIT20 0x00100000 macro
482 #define SCSI_BUSY BIT20
Ddc395x.h55 #define BIT20 0x00100000 macro
/drivers/staging/rtl8192u/
Dr8192U_hw.h151 #define RCR_AMF BIT20 // Accept management type frame
Dr8192U.h68 #define BIT20 0x00100000 macro
116 #define COMP_SEC BIT20 /* Event handling */
/drivers/staging/rtl8192e/
Drtl819x_Qos.h44 #define BIT20 0x00100000 macro
/drivers/staging/vt6655/
D80211hdr.h57 #define BIT20 0x00100000 macro
/drivers/staging/rtl8192u/ieee80211/
Drtl819x_Qos.h24 #define BIT20 0x00100000 macro
/drivers/staging/rtl8188eu/hal/
Dodm_RTL8188E.c151 phy_set_bb_reg(adapter, 0x878, BIT22|BIT21|BIT20, 4); in dm_fast_training_init()
/drivers/scsi/lpfc/
Dlpfc_hw4.h694 #define LPFC_SLI4_INTR20 BIT20