Home
last modified time | relevance | path

Searched refs:BIT3 (Results 1 – 25 of 52) sorted by relevance

123

/drivers/scsi/
Dtmscsim.h189 #define BIT3 0x00000008 macro
198 #define UNIT_RETRY BIT3
210 #define SRB_MSGIN BIT3
227 #define UNDER_RUN BIT3
282 #define WIDE_NEGO_DONE BIT3 /* Not used ;-) */
337 #define SEND_START_ BIT3
344 #define ACTIVE_NEGATION BIT3
394 #define GROUP_CODE_VALID BIT3
403 #define SUCCESSFUL_OP BIT3
409 #define SYNC_OFFSET_FLAG BIT3
[all …]
Ddc395x.h72 #define BIT3 0x00000008 macro
81 #define UNIT_RETRY BIT3
131 #define UNDER_RUN BIT3
176 #define WIDE_NEGO_DONE BIT3
632 #define ACTIVE_NEGATION BIT3
/drivers/net/wireless/rtlwifi/rtl8821ae/
Dpwrseq.h57 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0 \
127 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3 \
132 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0 \
198 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, BIT3 \
224 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3, 0 \
408 PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4|BIT3|BIT2), 0 \
426 PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT4|BIT3), 0 \
497 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4|BIT3, (BIT4|BIT3) \
501 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, BIT3 \
510 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, BIT3|BIT4 \
[all …]
/drivers/staging/rtl8188eu/include/
Dpwrseq.h80 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT4|BIT3, 0}, \
122 PWR_CMD_WRITE, BIT3|BIT4, BIT3}, \
125 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, BIT3|BIT4}, \
159 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, 0}, \
173 PWR_CMD_WRITE, BIT3|BIT4, BIT3}, \
206 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3|BIT4, 0}, \
Drtl8188e_spec.h29 #define BIT3 0x00000008 macro
543 #define CMD_IOCONFIG BIT3
554 #define RRSR_11M BIT3
613 #define WOW_UWF BIT3 /* Unicast Wakeup frame. */
639 #define IMR_VIDOK_88E BIT3 /* AC_VI DMA OK */
702 #define StopBK BIT3
729 #define RCR_AB BIT3 /* Accept broadcast packet */
1203 #define SDIO_HIMR_RXERR_MSK BIT3
1229 #define SDIO_HISR_RXERR BIT3
1300 #define WL_HWROF_EN BIT3
[all …]
Drtw_sreset.h36 #define WIFI_MAC_TXDMA_ERROR BIT3
Dodm.h420 ODM_BB_FA_CNT = BIT3,
466 ODM_RF_TX_D = BIT3,
504 ODM_POWERSAVE = BIT3,
518 ODM_WM_N24G = BIT3,
Dodm_debug.h63 #define ODM_COMP_FA_CNT BIT3
DHal8188EPhyCfg.h94 WIRELESS_MODE_N_24G = BIT3,
/drivers/staging/vt6655/
D80211hdr.h40 #define BIT3 0x00000008 macro
159 #define WLAN_GET_FC_FTYPE(n) ((((unsigned short)(n) >> 8) & (BIT2 | BIT3)) >> 2)
171 #define WLAN_GET_SEQ_FRGNUM(n) (((unsigned short)(n) >> 8) & (BIT0|BIT1|BIT2|BIT3))
172 #define WLAN_GET_SEQ_SEQNUM(n) ((((unsigned short)(n) >> 8) & (~(BIT0|BIT1|BIT2|BIT3))) >> 4)
178 #define WLAN_GET_CAP_INFO_CFPOLLREQ(n) ((((n) >> 8) & BIT3) >> 3)
192 #define WLAN_GET_FC_FTYPE(n) ((((unsigned short)(n)) & (BIT2 | BIT3)) >> 2)
204 #define WLAN_GET_SEQ_FRGNUM(n) (((unsigned short)(n)) & (BIT0|BIT1|BIT2|BIT3))
205 #define WLAN_GET_SEQ_SEQNUM(n) ((((unsigned short)(n)) & (~(BIT0|BIT1|BIT2|BIT3))) >> 4)
211 #define WLAN_GET_CAP_INFO_CFPOLLREQ(n) (((n) & BIT3) >> 3)
Dhostap.h37 #define WLAN_RATE_11M BIT3
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_hw.h144 #define RCR_FILTER_MASK (BIT0 | BIT1 | BIT2 | BIT3 | BIT5 | BIT12 | \
160 #define RCR_AB BIT3
218 #define SCR_RxDecEnable BIT3
239 #define IMR_BEDOK BIT3
248 #define TPPoll_VOQ BIT3
288 #define AcmHw_VoqEn BIT3
378 #define RRSR_11M BIT3
/drivers/staging/rtl8192u/
Dr8192U_hw.h157 #define RCR_AB BIT3 // Accept broadcast packet
186 #define SCR_RxDecEnable BIT3 //Enable Rx Decryption
232 #define AcmHw_VoqEn BIT3
310 #define RRSR_11M BIT3
/drivers/staging/rtl8188eu/hal/
Drtl8188eu_led.c58 usb_write8(padapter, REG_LEDCFG2, (LedCfg|BIT3)); in SwLedOff()
63 usb_write8(padapter, REG_LEDCFG2, (LedCfg|BIT3|BIT5|BIT6)); in SwLedOff()
Drtl8188e_hal_init.c413 if (pwrInfo24G->BW20_Diff[rfPath][TxCount] & BIT3) /* 4bit sign number to 8 bit sign number */ in Hal_ReadPowerValueFromPROM_8188E()
421 if (pwrInfo24G->OFDM_Diff[rfPath][TxCount] & BIT3) /* 4bit sign number to 8 bit sign number */ in Hal_ReadPowerValueFromPROM_8188E()
431 if (pwrInfo24G->BW40_Diff[rfPath][TxCount] & BIT3) /* 4bit sign number to 8 bit sign number */ in Hal_ReadPowerValueFromPROM_8188E()
439 if (pwrInfo24G->BW20_Diff[rfPath][TxCount] & BIT3) /* 4bit sign number to 8 bit sign number */ in Hal_ReadPowerValueFromPROM_8188E()
448 if (pwrInfo24G->OFDM_Diff[rfPath][TxCount] & BIT3) /* 4bit sign number to 8 bit sign number */ in Hal_ReadPowerValueFromPROM_8188E()
456 if (pwrInfo24G->CCK_Diff[rfPath][TxCount] & BIT3) /* 4bit sign number to 8 bit sign number */ in Hal_ReadPowerValueFromPROM_8188E()
Dodm_RTL8188E.c64 BIT5|BIT4|BIT3, 0); in dm_trx_hw_antenna_div_init()
169 phy_set_bb_reg(adapter, 0x864, BIT5|BIT4|BIT3, 0); in dm_fast_training_init()
208 BIT5|BIT4|BIT3, default_ant); in rtl88eu_dm_update_rx_idle_ant()
217 BIT5|BIT4|BIT3, default_ant); in rtl88eu_dm_update_rx_idle_ant()
/drivers/video/fbdev/via/
Ddvi.c359 BIT0 + BIT1 + BIT2 + BIT3); in dvi_patch_skew_dvp0()
384 BIT0 + BIT1 + BIT2 + BIT3); in dvi_patch_skew_dvp_low()
391 BIT0 + BIT1 + BIT2 + BIT3); in dvi_patch_skew_dvp_low()
470 viafb_write_reg_mask(CRD2, VIACR, 0, BIT3); in viafb_dvi_enable()
Dlcd.c434 viafb_write_reg_mask(CRA2, VIACR, 0x08, BIT3); in load_lcd_scaling()
446 viafb_write_reg_mask(CRA2, VIACR, 0x00, BIT3); in load_lcd_scaling()
534 BIT0 + BIT1 + BIT2 + BIT3); in lcd_patch_skew()
631 viafb_write_reg_mask(CR6A, VIACR, 0, BIT3); in integrated_lvds_disable()
679 viafb_write_reg_mask(CR6A, VIACR, 0x08, BIT3); in integrated_lvds_enable()
773 viafb_write_reg_mask(CR6B, VIACR, 0x00, BIT3); in viafb_lcd_enable()
774 viafb_write_reg_mask(CR6A, VIACR, 0x08, BIT3); in viafb_lcd_enable()
/drivers/staging/rtl8192e/
Drtl819x_Qos.h27 #define BIT3 0x00000008 macro
245 #define GET_BE_UAPSD(_apsd) ((_apsd) & BIT3)
246 #define SET_BE_UAPSD(_apsd) ((_apsd) |= BIT3)
/drivers/staging/rtl8192u/ieee80211/
Drtl819x_Qos.h7 #define BIT3 0x00000008 macro
387 #define GET_BE_UAPSD(_apsd) ((_apsd) & BIT3)
388 #define SET_BE_UAPSD(_apsd) ((_apsd) |= BIT3)
/drivers/net/wireless/rtlwifi/btcoexist/
Dhalbt_precomp.h51 #define BIT3 0x00000008 macro
Dhalbtcoutsrc.h104 #define ALGO_TRACE BIT3
116 #define WIFI_P2P_GO_CONNECTED BIT3
Dhalbtc8821a2ant.h34 #define BT_INFO_8821A_2ANT_B_ACL_BUSY BIT3
/drivers/staging/rtl8188eu/core/
Drtw_efuse.c430 if (!(word_en&BIT3)) { in Efuse_WordEnableDataWrite()
438 badworden &= (~BIT3); in Efuse_WordEnableDataWrite()
753 if (((pTargetPkt->word_en & BIT3) == 0) && in wordEnMatched()
754 ((pCurPkt->word_en & BIT3) == 0)) in wordEnMatched()
755 match_word_en &= ~BIT3; /* enable word 3 */ in wordEnMatched()
/drivers/char/pcmcia/
Dsynclink_cs.c314 #define PVR_AUTOCTS BIT3
682 #define CMD_TXFIFO BIT3 // release current tx FIFO
1192 if (gis & (BIT3 | BIT2)) in mgslpc_isr()
3120 val |= BIT3; in hdlc_mode()
3129 val |= BIT4 | BIT3; in hdlc_mode()
3260 set_reg_bits(info, CHA + PVR, BIT3); in hdlc_mode()
3262 clear_reg_bits(info, CHA + PVR, BIT3); in hdlc_mode()
3297 clear_reg_bits(info, CHA + MODE, BIT3); in rx_stop()
3314 set_reg_bits(info, CHA + MODE, BIT3); in rx_start()
3530 val |= BIT3; in async_mode()
[all …]

123