Home
last modified time | relevance | path

Searched refs:BIT31 (Results 1 – 25 of 26) sorted by relevance

12

/drivers/staging/rtl8192e/rtl8192e/
Drtl_cam.c35 ulcommand |= BIT31|BIT30; in CamResetAllEntry()
42 write_nic_dword(dev, RWCAM, BIT31|BIT16|(addr&0xff)); in write_cam()
142 TargetCommand |= BIT31|BIT16; in setKey()
180 target_command = target_command | BIT31; in CAM_read_entry()
184 if (ulStatus & BIT31) in CAM_read_entry()
Dr8192E_hw.h146 #define RCR_ONLYERLPKT BIT31
191 #define CAM_CM_SecCAMPolling BIT31
210 #define CAM_POLLINIG BIT31
Drtl_dm.c289 (pra->upper_rssi_threshold_ratr & (~BIT31)) | ((bshort_gi_enabled) ? BIT31 : 0); in dm_check_rate_adaptive()
292 (pra->middle_rssi_threshold_ratr & (~BIT31)) | ((bshort_gi_enabled) ? BIT31 : 0); in dm_check_rate_adaptive()
296 (pra->low_rssi_threshold_ratr_40M & (~BIT31)) | ((bshort_gi_enabled) ? BIT31 : 0); in dm_check_rate_adaptive()
299 (pra->low_rssi_threshold_ratr_20M & (~BIT31)) | ((bshort_gi_enabled) ? BIT31 : 0); in dm_check_rate_adaptive()
302 (pra->ping_rssi_ratr & (~BIT31)) | ((bshort_gi_enabled) ? BIT31 : 0); in dm_check_rate_adaptive()
Drtl_wx.c319 rt_global_debug_component &= BIT31; in r8192_wx_set_debugflag()
/drivers/staging/rtl8188eu/hal/
Dodm_RTL8188E.c32 phy_set_bb_reg(adapter, ODM_REG_LNA_SWITCH_11N, BIT31, 1); in dm_rx_hw_antena_div_init()
44 phy_set_bb_reg(adapter, ODM_REG_LNA_SWITCH_11N, BIT31, 1); in dm_rx_hw_antena_div_init()
76 phy_set_bb_reg(adapter, ODM_REG_LNA_SWITCH_11N, BIT31, 1); in dm_trx_hw_antenna_div_init()
132 phy_set_bb_reg(adapter, 0xb2c, BIT31, 1); in dm_fast_training_init()
154 phy_set_bb_reg(adapter, 0x878, BIT31|BIT30|BIT29, 7); in dm_fast_training_init()
Dodm.c744 phy_set_bb_reg(adapter, ODM_REG_OFDM_FA_HOLDC_11N, BIT31, 1); /* hold page C counter */ in odm_FalseAlarmCounterStatistics()
745 phy_set_bb_reg(adapter, ODM_REG_OFDM_FA_RSTD_11N, BIT31, 1); /* hold page D counter */ in odm_FalseAlarmCounterStatistics()
Dphy.c879 if (!(regeac & BIT31) && in phy_path_b_iqk()
/drivers/net/wireless/rtlwifi/btcoexist/
Dhalbt_precomp.h79 #define BIT31 0x80000000 macro
/drivers/staging/emxx_udc/
Demxx_udc.h118 #define BIT31 0x80000000 macro
296 #define EPn_EN BIT31
396 #define ARBITER_CTR BIT31 /* RW */
/drivers/staging/rtl8188eu/include/
Dodm_debug.h83 #define ODM_COMP_INIT BIT31
Dosdep_service.h138 #define BIT31 0x80000000 macro
Drtl8188e_spec.h57 #define BIT31 0x80000000 macro
603 #define CAM_POLLINIG BIT31
708 #define RCR_APPFCS BIT31 /* WMAC append FCS after payload */
Dhal_intf.h240 #define RF_CHANGE_BY_SW BIT31
/drivers/staging/rtl8192u/
Dr8192U_dm.c348 (pra->upper_rssi_threshold_ratr & (~BIT31)) | ((bshort_gi_enabled)? BIT31:0) ; in dm_check_rate_adaptive()
351 (pra->middle_rssi_threshold_ratr & (~BIT31)) | ((bshort_gi_enabled)? BIT31:0) ; in dm_check_rate_adaptive()
356 (pra->low_rssi_threshold_ratr_40M & (~BIT31)) | ((bshort_gi_enabled)? BIT31:0) ; in dm_check_rate_adaptive()
361 (pra->low_rssi_threshold_ratr_20M & (~BIT31)) | ((bshort_gi_enabled)? BIT31:0) ; in dm_check_rate_adaptive()
365 (pra->ping_rssi_ratr & (~BIT31)) | ((bshort_gi_enabled)? BIT31:0) ; in dm_check_rate_adaptive()
Dr8192U_hw.h143 #define RCR_ONLYERLPKT BIT31 // Early Receiving based on Packet Size.
Dr8192U.h79 #define BIT31 0x80000000 macro
129 #define COMP_ERR BIT31 /* Error out, always on */
Dr8192U_core.c215 ulcommand |= BIT31|BIT30; in CamResetAllEntry()
224 write_nic_dword(dev, RWCAM, BIT31|BIT16|(addr&0xff)); in write_cam()
4886 TargetCommand |= BIT31|BIT16; in setKey()
/drivers/scsi/
Ddc395x.h44 #define BIT31 0x80000000 macro
Dtmscsim.h161 #define BIT31 0x80000000 macro
/drivers/staging/rtl8192e/
Drtl819x_Qos.h55 #define BIT31 0x80000000 macro
Drtllib.h150 #define RT_RF_LPS_LEVEL_ASPM BIT31
1884 #define RF_CHANGE_BY_SW BIT31
/drivers/staging/vt6655/
D80211hdr.h68 #define BIT31 0x80000000 macro
/drivers/staging/rtl8192u/ieee80211/
Drtl819x_Qos.h35 #define BIT31 0x80000000 macro
Dieee80211.h1751 #define RF_CHANGE_BY_SW BIT31
/drivers/scsi/lpfc/
Dlpfc_hw4.h705 #define LPFC_SLI4_INTR31 BIT31

12