Home
last modified time | relevance | path

Searched refs:BIT7 (Results 1 – 25 of 38) sorted by relevance

12

/drivers/staging/rtl8188eu/include/
Dpwrseq.h74 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7}, \
77 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0}, \
129 PWR_CMD_WRITE, 0xFF, BIT7}, \
169 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7}, \
219 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7}, \
229 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0}, \
286 PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0}, \
289 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6|BIT7, 0}, \
Drtl8188e_spec.h33 #define BIT7 0x00000080 macro
507 #define HSIMR_PDN_INT_EN BIT7
514 #define HSISR_PDNINT BIT7
547 #define CMD_IOCONFIG_ERR BIT7
558 #define RRSR_18M BIT7
635 #define IMR_HIGHDOK_88E BIT7 /* High Queue DMA OK */
723 #define RCR_CBSSID_BCN BIT7 /* Accept BSSID match packet
1207 #define SDIO_HIMR_TXBCNERR_MSK BIT7
1233 #define SDIO_HISR_TXBCNERR BIT7
Dodm_debug.h67 #define ODM_COMP_PWR_SAVE BIT7
Dodm.h424 ODM_BB_PWR_SAVE = BIT7,
470 ODM_RF_RX_D = BIT7,
508 ODM_WIFI_DIRECT = BIT7,
Dosdep_service.h114 #define BIT7 0x00000080 macro
/drivers/scsi/
Dtmscsim.h185 #define BIT7 0x00000080 macro
214 #define SRB_DISCONNECT BIT7
240 #define DATAOUT BIT7
364 #define DMA_COMMAND BIT7
390 #define INTERRUPT BIT7
399 #define SCSI_RESET BIT7
423 #define EXTENDED_TIMING BIT7
433 #define ID_MSG_CHECK BIT7
441 #define EATER_25NS BIT7
443 #define EATER_0NS (BIT7+BIT6)
[all …]
Ddc395x.h68 #define BIT7 0x00000080 macro
136 #define DATAOUT BIT7
/drivers/net/wireless/rtlwifi/rtl8821ae/
Dpwrseq.h54 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0 \
115 PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, BIT7 \
174 PWR_BASEADDR_MAC, PWR_CMD_WRITE, 0x80, BIT7 \
235 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, BIT7 \
240 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0 \
304 PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT7, 0 \
307 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6|BIT7, 0 \
423 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT7, 0 \
521 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0 \
562 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT3 | BIT7, 0 \
[all …]
/drivers/staging/rtl8188eu/hal/
Dodm_RTL8188E.c31 phy_set_bb_reg(adapter, ODM_REG_IGI_A_11N, BIT7, 0); in dm_rx_hw_antena_div_init()
49 phy_set_bb_reg(adapter, ODM_REG_BB_PWR_SAV4_11N, BIT7, 1); in dm_rx_hw_antena_div_init()
62 phy_set_bb_reg(adapter, ODM_REG_IGI_A_11N, BIT7, 0); in dm_trx_hw_antenna_div_init()
81 phy_set_bb_reg(adapter, ODM_REG_BB_PWR_SAV4_11N, BIT7, 1); in dm_trx_hw_antenna_div_init()
170 phy_set_bb_reg(adapter, 0x864, BIT8|BIT7|BIT6, 1); in dm_fast_training_init()
174 phy_set_bb_reg(adapter, 0xc50, BIT7, 1); in dm_fast_training_init()
210 BIT8|BIT7|BIT6, optional_ant); in rtl88eu_dm_update_rx_idle_ant()
214 BIT6|BIT7, default_ant); in rtl88eu_dm_update_rx_idle_ant()
219 BIT8|BIT7|BIT6, optional_ant); in rtl88eu_dm_update_rx_idle_ant()
347 phy_set_bb_reg(adapter, ODM_REG_IGI_A_11N, BIT7, 0); in rtl88eu_dm_antenna_diversity()
[all …]
/drivers/staging/vt6655/
Dioctl.c522 pMgmt->abyIBSSSuppRates[2] |= BIT7; in private_ioctl()
523 pMgmt->abyIBSSSuppRates[3] |= BIT7; in private_ioctl()
524 pMgmt->abyIBSSSuppRates[4] |= BIT7; in private_ioctl()
525 pMgmt->abyIBSSSuppRates[5] |= BIT7; in private_ioctl()
527 pMgmt->abyIBSSSuppRates[2] |= BIT7; in private_ioctl()
528 pMgmt->abyIBSSSuppRates[3] |= BIT7; in private_ioctl()
529 pMgmt->abyIBSSSuppRates[4] |= BIT7; in private_ioctl()
531 pMgmt->abyIBSSSuppRates[2] |= BIT7; in private_ioctl()
532 pMgmt->abyIBSSSuppRates[3] |= BIT7; in private_ioctl()
534 pMgmt->abyIBSSSuppRates[2] |= BIT7; in private_ioctl()
[all …]
D80211hdr.h44 #define BIT7 0x00000080 macro
160 #define WLAN_GET_FC_FSTYPE(n) ((((unsigned short)(n) >> 8) & (BIT4|BIT5|BIT6|BIT7)) >> 4)
182 #define WLAN_GET_CAP_INFO_AGILITY(n) ((((n) >> 8) & BIT7) >> 7)
193 #define WLAN_GET_FC_FSTYPE(n) ((((unsigned short)(n)) & (BIT4|BIT5|BIT6|BIT7)) >> 4)
215 #define WLAN_GET_CAP_INFO_AGILITY(n) (((n) & BIT7) >> 7)
262 #define WLAN_MGMT_IS_BASICRATE(b) ((b) & BIT7)
263 #define WLAN_MGMT_GET_RATE(b) ((b) & ~BIT7)
Dhostap.h41 #define WLAN_RATE_18M BIT7
/drivers/video/fbdev/via/
Dvia_utility.c152 viafb_write_reg_mask(SR16, VIASR, 0x80, BIT7); in viafb_set_gamma_table()
162 viafb_write_reg_mask(CR33, VIACR, 0x80, BIT7); in viafb_set_gamma_table()
207 viafb_write_reg_mask(SR16, VIASR, 0x80, BIT7); in viafb_get_gamma_table()
217 viafb_write_reg_mask(CR33, VIACR, 0x80, BIT7); in viafb_get_gamma_table()
Dlcd.c390 viafb_write_reg_mask(CRA2, VIACR, 0xC0, BIT7 + BIT6); in load_lcd_scaling()
402 viafb_write_reg_mask(CRA2, VIACR, 0x00, BIT7); in load_lcd_scaling()
625 viafb_write_reg_mask(CRD3, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
634 viafb_write_reg_mask(CR91, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
641 viafb_write_reg_mask(CRD2, VIACR, 0x80, BIT7); in integrated_lvds_disable()
653 viafb_write_reg_mask(CRD2, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
677 viafb_write_reg_mask(CR91, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
686 viafb_write_reg_mask(CRD3, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
696 viafb_write_reg_mask(CRD2, VIACR, 0, BIT7); in integrated_lvds_enable()
708 viafb_write_reg_mask(CRD2, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
[all …]
Ddvi.c69 viafb_write_reg_mask(SR1E, VIASR, 0xC0, BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
76 BIT5 + BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
467 viafb_write_reg_mask(CR91, VIACR, 0, BIT7); in viafb_dvi_enable()
Dhw.c481 viafb_write_reg_mask(CR11, VIACR, BIT7, BIT7); in viafb_lock_crt()
486 viafb_write_reg_mask(CR11, VIACR, 0, BIT7); in viafb_unlock_crt()
960 viafb_write_reg_mask(CR03, VIACR, 0x80, BIT7); in load_fix_bit_crtc_reg()
1684 viafb_write_reg_mask(SR1B, VIASR, 0x00, BIT7 + BIT6); in viafb_init_dac()
1691 viafb_write_reg_mask(SR1B, VIASR, 0xC0, BIT7 + BIT6); in viafb_init_dac()
2049 viafb_write_reg_mask(CR6A, VIACR, BIT7, BIT7); in enable_second_display_channel()
2057 viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT7); in disable_second_display_channel()
Dshare.h35 #define BIT7 0x80 macro
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_hw.h235 #define IMR_COMDOK BIT7
252 #define TPPoll_HQ BIT7
382 #define RRSR_18M BIT7
/drivers/net/wireless/rtlwifi/btcoexist/
Dhalbt_precomp.h55 #define BIT7 0x00000080 macro
Dhalbtc8821a2ant.h30 #define BT_INFO_8821A_2ANT_B_FTP BIT7
Dhalbtc8723b2ant.h33 #define BT_INFO_8723B_2ANT_B_FTP BIT7
Dhalbtc8723b1ant.h30 #define BT_INFO_8723B_1ANT_B_FTP BIT7
Dhalbtc8192e2ant.h30 #define BT_INFO_8192E_2ANT_B_FTP BIT7
Dhalbtc8821a1ant.h32 #define BT_INFO_8821A_1ANT_B_FTP BIT7
/drivers/char/pcmcia/
Dsynclink_cs.c298 #define IRQ_RXEOM BIT7 // receive message end
678 #define CMD_RXFIFO BIT7 // release current rx FIFO
927 if (status & (BIT7 + BIT6)) { in rx_ready_async()
928 if (status & BIT7) in rx_ready_async()
939 if (status & BIT7) in rx_ready_async()
1235 if (gis & BIT7) { in mgslpc_isr()
1483 info->read_status_mask |= BIT7 | BIT6; in mgslpc_change_params()
1485 info->ignore_status_mask |= BIT7 | BIT6; in mgslpc_change_params()
3198 val |= BIT7 | BIT6; in hdlc_mode()
3610 if (read_reg(info, CHB + VSTR) & BIT7) in get_signals()
[all …]

12