Home
last modified time | relevance | path

Searched refs:CMDR (Results 1 – 11 of 11) sorted by relevance

/drivers/net/wireless/rtlwifi/rtl8192se/
Dhw.c600 rtl_write_byte(rtlpriv, CMDR, 0); in _rtl92se_macconfig_before_fwdownload()
687 rtl_write_word(rtlpriv, CMDR, 0x07FC); in _rtl92se_macconfig_before_fwdownload()
736 rtl_write_word(rtlpriv, CMDR, 0x37FC); in _rtl92se_macconfig_before_fwdownload()
752 tmpu1b = rtl_read_byte(rtlpriv, CMDR); in _rtl92se_macconfig_before_fwdownload()
753 rtl_write_byte(rtlpriv, CMDR, tmpu1b & (~TXDMA_EN)); in _rtl92se_macconfig_before_fwdownload()
756 rtl_write_byte(rtlpriv, CMDR, tmpu1b | TXDMA_EN); in _rtl92se_macconfig_before_fwdownload()
785 rtl_write_word(rtlpriv, CMDR, (BBRSTN | BB_GLB_RSTN | in _rtl92se_macconfig_after_fwdownload()
1024 rtl_write_dword(rtlpriv, CMDR, 0x37FC); in rtl92se_hw_init()
1345 rtl_write_word(rtlpriv, CMDR, 0x57FC); in _rtl92s_phy_set_rfhalt()
1347 rtl_write_word(rtlpriv, CMDR, 0x77FC); in _rtl92s_phy_set_rfhalt()
[all …]
Dphy.c518 rtl_write_word(rtlpriv, CMDR, 0x57FC); in _rtl92se_phy_set_rf_sleep()
521 rtl_write_word(rtlpriv, CMDR, 0x77FC); in _rtl92se_phy_set_rf_sleep()
525 rtl_write_word(rtlpriv, CMDR, 0x37FC); in _rtl92se_phy_set_rf_sleep()
528 rtl_write_word(rtlpriv, CMDR, 0x77FC); in _rtl92se_phy_set_rf_sleep()
531 rtl_write_word(rtlpriv, CMDR, 0x57FC); in _rtl92se_phy_set_rf_sleep()
576 rtl_write_word(rtlpriv, CMDR, 0x37FC); in rtl92s_phy_set_rf_power_state()
Dreg.h58 #define CMDR 0x0040 macro
/drivers/staging/rtl8192u/
Dr8192U_hw.h117 CMDR = 0x037, // Command register enumerator
Dr8192U_core.c812 read_nic_byte(dev, CMDR, &cmd); in rtl8192_rtx_disable()
813 write_nic_byte(dev, CMDR, cmd & ~(CR_TE|CR_RE)); in rtl8192_rtx_disable()
2702 write_nic_byte(dev, CMDR, CR_RE|CR_TE); in rtl8192_adapter_start()
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_hw.h136 CMDR = 0x037, enumerator
Dr8192E_dev.c777 write_nic_byte(dev, CMDR, CR_RE | CR_TE); in rtl8192_adapter_start()
2103 write_nic_byte(dev, CMDR, u1bTmp); in rtl8192_halt_adapter()
/drivers/net/wireless/
Dadm8211.h49 __le32 CMDR; /* 0x88 CSR18 */ member
Dadm8211.c1125 reg = ADM8211_CSR_READ(CMDR); in adm8211_hw_init()
1128 ADM8211_CSR_WRITE(CMDR, reg); in adm8211_hw_init()
/drivers/net/wan/
Ddscc4.c267 #define CMDR 0x00 macro
1100 scc_writel(TxSccRes | RxSccRes, dpriv, dev, CMDR); in dscc4_open()
1816 scc_writel(RxSccRes, dpriv, dev, CMDR); in dscc4_rx_irq()
/drivers/char/pcmcia/
Dsynclink_cs.c250 #define CMDR 0x20 macro
701 write_reg(info, (unsigned char) (channel + CMDR), cmd); in issue_command()