Home
last modified time | relevance | path

Searched refs:CSR3 (Results 1 – 15 of 15) sorted by relevance

/drivers/net/ethernet/amd/
Dsun3lance.c205 #define CSR3 3 /* misc */ macro
506 REGA(CSR3) = CSR3_BSWP | CSR3_ACON | CSR3_BCON; in lance_init_ring()
508 REGA(CSR3) = CSR3_BSWP; in lance_init_ring()
537 REGA(CSR3) = CSR3_BSWP; in lance_start_xmit()
718 REGA(CSR3) = CSR3_BSWP; in lance_interrupt()
756 REGA(CSR3) = CSR3_BSWP; in lance_interrupt()
929 REGA( CSR3 ) = CSR3_BSWP; in set_multicast_list()
Dam79c961a.h48 #define CSR3 3 macro
Datarilance.c306 #define CSR3 3 /* misc */ macro
652 REGA( CSR3 ) = CSR3_BSWP | (lp->cardtype == PAM_CARD ? CSR3_ACON : 0); in lance_open()
743 REGA( CSR3 ) = CSR3_BSWP | (lp->cardtype == PAM_CARD ? CSR3_ACON : 0); in lance_tx_timeout()
1108 REGA( CSR3 ) = CSR3_BSWP | (lp->cardtype == PAM_CARD ? CSR3_ACON : 0); in set_multicast_list()
Dam79c961a.c300 write_rreg (dev->base_addr, CSR3, CSR3_IDONM|CSR3_BABLM|CSR3_DXSUFLO); in am79c961_init_for_open()
369 write_rreg (dev->base_addr, CSR3, CSR3_MASKALL); in am79c961_close()
643 write_rreg (dev->base_addr, CSR3, CSR3_MASKALL); in am79c961_hw_init()
Dpcnet32.c206 #define CSR3 3 macro
463 val = lp->a->read_csr(ioaddr, CSR3); in pcnet32_netif_start()
465 lp->a->write_csr(ioaddr, CSR3, val); in pcnet32_netif_start()
1359 val = lp->a->read_csr(ioaddr, CSR3); in pcnet32_poll()
1361 lp->a->write_csr(ioaddr, CSR3, val); in pcnet32_poll()
2196 val = lp->a->read_csr(ioaddr, CSR3); in pcnet32_open()
2198 lp->a->write_csr(ioaddr, CSR3, val); in pcnet32_open()
2544 val = lp->a->read_csr(ioaddr, CSR3); in pcnet32_interrupt()
2546 lp->a->write_csr(ioaddr, CSR3, val); in pcnet32_interrupt()
Dariadne.h65 #define CSR3 0x0300 /* - Interrupt Masks and Deferral Control */ macro
Dni65.c153 #define CSR3 0x03 macro
588 writereg(0,CSR3); /* busmaster/no word-swap */ in ni65_init_lance()
Dariadne.c427 lance->RAP = CSR3; /* Interrupt Masks and Deferral Control */ in ariadne_open()
/drivers/net/ethernet/dec/tulip/
Dxircom_cb.c51 #define CSR3 0x18 macro
593 xw32(CSR3, address); /* Receive descr list address */ in setup_descriptors()
631 xw32(CSR3, val); /* Receive descriptor address */ in remove_descriptors()
Dtulip.h109 CSR3 = 0x18, enumerator
Dtulip_core.c332 iowrite32(tp->rx_ring_dma, ioaddr + CSR3); in tulip_up()
/drivers/net/wireless/rt2x00/
Drt2400pci.h87 #define CSR3 0x000c macro
Drt2500pci.h98 #define CSR3 0x000c macro
Drt2400pci.c311 rt2x00mmio_register_multiwrite(rt2x00dev, CSR3, in rt2400pci_config_intf()
Drt2500pci.c317 rt2x00mmio_register_multiwrite(rt2x00dev, CSR3, in rt2500pci_config_intf()