Home
last modified time | relevance | path

Searched refs:HCR (Results 1 – 5 of 5) sorted by relevance

/drivers/net/irda/
Dw83977af_ir.c348 outb(HCR_EN_IRQ, iobase+HCR); in w83977af_probe()
356 outb(HCR_SIR, iobase+HCR); in w83977af_probe()
455 outb(ir_mode, iobase+HCR); in w83977af_change_speed()
569 outb(inb(iobase+HCR) & ~HCR_EN_DMA, iobase+HCR); in w83977af_dma_write()
580 outb(inb(iobase+HCR) | HCR_EN_DMA | HCR_TX_WT, iobase+HCR); in w83977af_dma_write()
650 outb(inb(iobase+HCR) & ~HCR_EN_DMA, iobase+HCR); in w83977af_dma_xmit_complete()
704 outb(inb(iobase+HCR) & ~HCR_EN_DMA, iobase+HCR); in w83977af_dma_receive()
738 hcr = inb(iobase+HCR); in w83977af_dma_receive()
739 outb(hcr | HCR_EN_DMA, iobase+HCR); in w83977af_dma_receive()
743 outb(inb(iobase+HCR) | HCR_EN_DMA, iobase+HCR); in w83977af_dma_receive()
Dw83977af_ir.h81 #define HCR 0x04 macro
/drivers/gpu/drm/rcar-du/
Drcar_du_regs.h270 #define HCR 0x00050 macro
Drcar_du_crtc.c117 rcar_du_crtc_write(rcrtc, HCR, mode->htotal - 1); in rcar_du_crtc_set_display_timing()
/drivers/tty/
Dsynclink.c348 #define HCR 0x12 /* Hardware Configuration Register */ macro
5022 usc_OutReg( info, HCR, RegValue ); in usc_set_sdlc_mode()
5249 usc_OutReg( info, HCR, (u16)((usc_InReg( info, HCR ) & ~BIT1) | BIT0) ); in usc_enable_loopback()
5312 usc_OutReg( info, HCR, (u16)((usc_InReg( info, HCR ) & ~BIT1) | BIT0) ); in usc_enable_aux_clock()
5318 usc_OutReg( info, HCR, (u16)(usc_InReg( info, HCR ) & ~BIT0) ); in usc_enable_aux_clock()
6337 usc_OutReg( info, HCR, in usc_enable_async_clock()
6338 (u16)((usc_InReg( info, HCR ) & ~BIT1) | BIT0) ); in usc_enable_async_clock()
6347 usc_OutReg( info, HCR, (u16)(usc_InReg( info, HCR ) & ~BIT0) ); in usc_enable_async_clock()