Home
last modified time | relevance | path

Searched refs:MYPF_REG (Results 1 – 8 of 8) sorted by relevance

/drivers/scsi/csiostor/
Dcsio_mb.c1106 csio_wr_reg32(hw, MBMSGRDYINTEN(1), MYPF_REG(CIM_PF_HOST_INT_ENABLE)); in csio_mb_intr_enable()
1107 csio_rd_reg32(hw, MYPF_REG(CIM_PF_HOST_INT_ENABLE)); in csio_mb_intr_enable()
1119 csio_wr_reg32(hw, MBMSGRDYINTEN(0), MYPF_REG(CIM_PF_HOST_INT_ENABLE)); in csio_mb_intr_disable()
1120 csio_rd_reg32(hw, MYPF_REG(CIM_PF_HOST_INT_ENABLE)); in csio_mb_intr_disable()
1465 pl_cause = csio_rd_reg32(hw, MYPF_REG(PL_PF_INT_CAUSE)); in csio_mb_isr_handler()
1466 cim_cause = csio_rd_reg32(hw, MYPF_REG(CIM_PF_HOST_INT_CAUSE)); in csio_mb_isr_handler()
1479 csio_wr_reg32(hw, MBMSGRDYINT, MYPF_REG(CIM_PF_HOST_INT_CAUSE)); in csio_mb_isr_handler()
1480 csio_wr_reg32(hw, PFCIM, MYPF_REG(PL_PF_INT_CAUSE)); in csio_mb_isr_handler()
Dcsio_wr.c89 MYPF_REG(SGE_PF_KDOORBELL)); in csio_wr_ring_fldb()
101 MYPF_REG(SGE_PF_GTS)); in csio_wr_sge_intr_enable()
987 MYPF_REG(SGE_PF_KDOORBELL)); in csio_wr_issue()
1248 MYPF_REG(SGE_PF_GTS)); in csio_wr_process_iq()
Dcsio_isr.c320 csio_wr_reg32(hw, 0, MYPF_REG(PCIE_PF_CLI)); in csio_fcoe_isr()
Dcsio_hw.c2244 csio_set_reg_field(hw, MYPF_REG(PCIE_PF_CFG), in csio_hw_intr_enable()
2247 csio_set_reg_field(hw, MYPF_REG(PCIE_PF_CFG), in csio_hw_intr_enable()
2250 csio_wr_reg32(hw, PF_INTR_MASK, MYPF_REG(PL_PF_INT_ENABLE)); in csio_hw_intr_enable()
2295 csio_wr_reg32(hw, 0, MYPF_REG(PL_PF_INT_ENABLE)); in csio_hw_intr_disable()
/drivers/net/ethernet/chelsio/cxgb4/
Dsge.c534 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL), in ring_fl_db()
891 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL), in ring_tx_db()
2001 t4_write_reg(q->adap, MYPF_REG(SGE_PF_GTS), in napi_rx_handler()
2051 t4_write_reg(adap, MYPF_REG(SGE_PF_GTS), in process_intrq()
2083 t4_write_reg(adap, MYPF_REG(PCIE_PF_CLI), 0); in t4_intr_intx()
Dcxgb4_main.c925 u32 v = t4_read_reg(adap, MYPF_REG(PL_PF_INT_CAUSE)); in t4_nondata_intr()
928 t4_write_reg(adap, MYPF_REG(PL_PF_INT_CAUSE), v); in t4_nondata_intr()
1141 t4_write_reg(adap, MYPF_REG(SGE_PF_GTS), in enable_rx()
3865 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL), in cxgb4_sync_txq_pidx()
4043 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL), in enable_txq_db()
4113 t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL), in sync_txq_pidx()
4245 lli.gts_reg = adap->regs + MYPF_REG(SGE_PF_GTS); in uld_attach()
4246 lli.db_reg = adap->regs + MYPF_REG(SGE_PF_KDOORBELL); in uld_attach()
Dt4_regs.h39 #define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr)) macro
Dt4_hw.c2011 t4_write_reg(adapter, MYPF_REG(PL_PF_INT_ENABLE), PF_INTR_MASK); in t4_intr_enable()
2027 t4_write_reg(adapter, MYPF_REG(PL_PF_INT_ENABLE), 0); in t4_intr_disable()