Home
last modified time | relevance | path

Searched refs:PIPESRC (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/i915/
Dintel_display.c2846 I915_WRITE(PIPESRC(intel_crtc->pipe), in intel_pipe_set_base()
6070 I915_WRITE(PIPESRC(pipe), in intel_set_pipe_timings()
6109 tmp = I915_READ(PIPESRC(crtc->pipe)); in intel_get_pipe_timings()
6384 val = I915_READ(PIPESRC(pipe)); in i9xx_get_plane_config()
7424 val = I915_READ(PIPESRC(pipe)); in ironlake_get_plane_config()
9574 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; in intel_gen4_queue_flip()
9610 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff; in intel_gen6_queue_flip()
13709 error->pipe[i].source = I915_READ(PIPESRC(i)); in intel_display_capture_error_state()
Di915_reg.h2483 #define PIPESRC(trans) _TRANSCODER2(trans, _PIPEASRC) macro