Home
last modified time | relevance | path

Searched refs:PRAMDAC0 (Results 1 – 8 of 8) sorted by relevance

/drivers/video/fbdev/riva/
Dnv_driver.c54 volatile U032 __iomem *PRAMDAC = par->riva.PRAMDAC0; in riva_is_connected()
69 NV_WR32(par->riva.PRAMDAC0, 0x0610, 0x94050140); in riva_is_connected()
70 NV_WR32(par->riva.PRAMDAC0, 0x0608, 0x00001000); in riva_is_connected()
76 NV_WR32(par->riva.PRAMDAC0, 0x0608, in riva_is_connected()
77 NV_RD32(par->riva.PRAMDAC0, 0x0608) & 0x0000EFFF); in riva_is_connected()
139 if (NV_RD32(par->riva.PRAMDAC0, 0x0000052C) & 0x100) in riva_is_second()
145 if(NV_RD32(par->riva.PRAMDAC0, 0x0000252C) & 0x100) in riva_is_second()
317 par->riva.PRAMDAC0 = in riva_common_setup()
405 par->riva.PRAMDAC = par->riva.PRAMDAC0 + 0x800; in riva_common_setup()
410 par->riva.PRAMDAC = par->riva.PRAMDAC0; in riva_common_setup()
Driva_hw.c621 pll = NV_RD32(&chip->PRAMDAC0[0x00000504/4], 0); in nv3UpdateArbitrationSettings()
810 pll = NV_RD32(&chip->PRAMDAC0[0x00000504/4], 0); in nv4UpdateArbitrationSettings()
813 pll = NV_RD32(&chip->PRAMDAC0[0x00000500/4], 0); in nv4UpdateArbitrationSettings()
1073 pll = NV_RD32(&chip->PRAMDAC0[0x00000504/4], 0); in nv10UpdateArbitrationSettings()
1076 pll = NV_RD32(&chip->PRAMDAC0[0x00000500/4], 0); in nv10UpdateArbitrationSettings()
1128 pll = NV_RD32(&chip->PRAMDAC0[0x00000500/4], 0); in nForceUpdateArbitrationSettings()
1710 NV_WR32(chip->PRAMDAC0, 0x00000508, state->vpll); in LoadStateExt()
1711 NV_WR32(chip->PRAMDAC0, 0x0000050C, state->pllsel); in LoadStateExt()
1713 NV_WR32(chip->PRAMDAC0, 0x00000520, state->vpll2); in LoadStateExt()
1770 state->vpll = NV_RD32(chip->PRAMDAC0, 0x00000508); in UnloadStateExt()
[all …]
Driva_hw.h446 volatile U032 __iomem *PRAMDAC0; member
Dfbdev.c817 newmode.ext.vpll2 = NV_RD32(par->riva.PRAMDAC0, 0x00000520); in riva_load_video_mode()
/drivers/video/fbdev/nvidia/
Dnv_setup.c169 volatile u32 __iomem *PRAMDAC = par->PRAMDAC0; in NVIsConnected()
187 NV_WR32(par->PRAMDAC0, 0x0610, 0x94050140); in NVIsConnected()
188 NV_WR32(par->PRAMDAC0, 0x0608, NV_RD32(par->PRAMDAC0, 0x0608) | in NVIsConnected()
201 NV_WR32(par->PRAMDAC0, 0x0608, dac0_reg608); in NVIsConnected()
214 par->PRAMDAC = par->PRAMDAC0 + 0x800; in NVSelectHeadRegisters()
219 par->PRAMDAC = par->PRAMDAC0; in NVSelectHeadRegisters()
323 par->PRAMDAC0 = par->REGS + (0x00680000 / 4); in NVCommonSetup()
467 if (NV_RD32(par->PRAMDAC0, 0x0000052C) & 0x100) in NVCommonSetup()
471 if (NV_RD32(par->PRAMDAC0, 0x0000252C) & 0x100) in NVCommonSetup()
662 NV_WR32(par->PRAMDAC0, 0x08B0, 0x00010004); in NVCommonSetup()
[all …]
Dnv_hw.c172 pll = NV_RD32(par->PRAMDAC0, 0x0504); in nvGetClocks()
176 pll = NV_RD32(par->PRAMDAC0, 0x0574); in nvGetClocks()
186 pll = NV_RD32(par->PRAMDAC0, 0x0500); in nvGetClocks()
190 pll = NV_RD32(par->PRAMDAC0, 0x0570); in nvGetClocks()
202 pll = NV_RD32(par->PRAMDAC0, 0x0504); in nvGetClocks()
215 pll = NV_RD32(par->PRAMDAC0, 0x0500); in nvGetClocks()
228 pll = NV_RD32(par->PRAMDAC0, 0x0504); in nvGetClocks()
234 pll = NV_RD32(par->PRAMDAC0, 0x0500); in nvGetClocks()
702 pll = NV_RD32(par->PRAMDAC0, 0x0500); in nForceUpdateArbitrationSettings()
896 state->control = NV_RD32(par->PRAMDAC0, 0x0580) & in NVCalcStateExt()
[all …]
Dnv_type.h162 volatile u32 __iomem *PRAMDAC0; member
Dnvidia.c457 state->vpll = NV_RD32(par->PRAMDAC0, 0x00000508); in nvidia_calc_regs()
459 state->vpllB = NV_RD32(par->PRAMDAC0, 0x00000578); in nvidia_calc_regs()
464 state->vpll2 = NV_RD32(par->PRAMDAC0, 0x0520); in nvidia_calc_regs()
466 state->vpll2B = NV_RD32(par->PRAMDAC0, 0x057C); in nvidia_calc_regs()