Home
last modified time | relevance | path

Searched refs:RCR (Results 1 – 22 of 22) sorted by relevance

/drivers/net/ethernet/smsc/
Dsmc9194.h80 #define RCR 4 macro
207 #define SMC_DELAY() { inw( ioaddr + RCR );\
208 inw( ioaddr + RCR );\
209 inw( ioaddr + RCR ); }
Dsmc9194.c324 outw( RCR_SOFTRESET, ioaddr + RCR ); in smc_reset()
331 outw( RCR_CLEAR, ioaddr + RCR ); in smc_reset()
364 outw( RCR_NORMAL, ioaddr + RCR ); in smc_enable()
393 outb( RCR_CLEAR, ioaddr + RCR ); in smc_shutdown()
1485 outw( inw(ioaddr + RCR ) | RCR_PROMISC, ioaddr + RCR ); in smc_set_multicast_list()
1497 outw( inw(ioaddr + RCR ) | RCR_ALMUL, ioaddr + RCR ); in smc_set_multicast_list()
1506 outw( inw( ioaddr + RCR ) & ~(RCR_PROMISC | RCR_ALMUL), in smc_set_multicast_list()
1507 ioaddr + RCR ); in smc_set_multicast_list()
1513 outw( inw( ioaddr + RCR ) & ~(RCR_PROMISC | RCR_ALMUL), in smc_set_multicast_list()
1514 ioaddr + RCR ); in smc_set_multicast_list()
Dsmc91c92_cs.c224 #define RCR 4 macro
1100 mask_bits(0xff00, ioaddr + RCR); in smc_close()
1578 outw(rx_cfg_setting, ioaddr + RCR); in set_rx_mode()
1650 outw(RCR_SOFTRESET, ioaddr + RCR); in smc_reset()
1654 outw(RCR_CLEAR, ioaddr + RCR); in smc_reset()
/drivers/staging/rtl8712/
Dhal_init.c336 r8712_read32(padapter, RCR)); in rtl8712_hal_init()
337 val32 = r8712_read32(padapter, RCR); in rtl8712_hal_init()
338 r8712_write32(padapter, RCR, (val32 | BIT(26))); /* Enable RX TCP in rtl8712_hal_init()
341 r8712_read32(padapter, RCR)); in rtl8712_hal_init()
342 val32 = r8712_read32(padapter, RCR); in rtl8712_hal_init()
343 r8712_write32(padapter, RCR, (val32|BIT(25))); /* Append PHY status */ in rtl8712_hal_init()
Drtl8712_cmdctrl_regdef.h27 #define RCR (RTL8712_CMDCTRL_ + 0x0008) macro
Drtl871x_mp_ioctl.c294 r8712_write8(Adapter, RCR, 0); /* RCR : disable all pkt, 0x10250048 */ in oid_rt_pro_start_test_hdl()
296 r8712_write8(Adapter, RCR+2, 0x57); in oid_rt_pro_start_test_hdl()
1353 rcr_val32 = r8712_read32(Adapter, RCR);/*RCR = 0x10250048*/ in oid_rt_set_rx_packet_type_hdl()
1377 r8712_write32(Adapter, RCR, rcr_val32); in oid_rt_set_rx_packet_type_hdl()
/drivers/net/usb/
Dsr9700.h57 #define RCR 0x05 macro
Drtl8150.c28 #define RCR 0x0130 macro
646 set_registers(dev, RCR, 1, &rcr); in enable_net_traffic()
689 async_set_registers(dev, RCR, sizeof(rx_creg), rx_creg); in rtl8150_set_multicast()
Dsr9700.c285 sr_write_reg_async(dev, RCR, rx_ctl); in sr9700_set_multicast()
/drivers/tty/
Dsynclink_gt.c398 #define RCR 0x86 /* rx control */ macro
2747 wr_reg16(info, RCR, rd_reg16(info, RCR) | BIT3); in rx_enable()
3984 val = rd_reg16(info, RCR) & ~BIT1; /* clear enable bit */ in rx_stop()
3985 wr_reg16(info, RCR, (unsigned short)(val | BIT2)); /* set reset bit */ in rx_stop()
3986 wr_reg16(info, RCR, val); /* clear reset bit */ in rx_stop()
4009 val = rd_reg16(info, RCR) & ~BIT1; /* clear enable bit */ in rx_start()
4010 wr_reg16(info, RCR, (unsigned short)(val | BIT2)); /* set reset bit */ in rx_start()
4011 wr_reg16(info, RCR, val); /* clear reset bit */ in rx_start()
4042 wr_reg16(info, RCR, (unsigned short)(rd_reg16(info, RCR) | BIT1)); in rx_start()
4219 wr_reg16(info, RCR, val); in async_mode()
[all …]
/drivers/rtc/
Drtc-r9701.c41 #define RCR 0x0f /* RTC Control Register */ macro
/drivers/net/wireless/rtlwifi/rtl8192se/
Dfw.c326 tmpu4b = rtl_read_dword(rtlpriv, RCR); in _rtl92s_firmware_checkready()
327 rtl_write_dword(rtlpriv, RCR, (tmpu4b | RCR_APPFCS | in _rtl92s_firmware_checkready()
Dhw.c311 rtl_write_dword(rtlpriv, RCR, ((u32 *) (val))[0]); in rtl92se_set_hw_reg()
794 rtl_write_dword(rtlpriv, RCR, rtlpci->receive_config); in _rtl92se_macconfig_after_fwdownload()
1018 rtlpci->receive_config = rtl_read_dword(rtlpriv, RCR); in rtl92se_hw_init()
1020 rtl_write_dword(rtlpriv, RCR, rtlpci->receive_config); in rtl92se_hw_init()
Dreg.h62 #define RCR 0x0048 macro
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_dev.c146 RegRCR = read_nic_dword(dev, RCR); in rtl8192e_SetHwReg()
154 write_nic_dword(dev, RCR, RegRCR); in rtl8192e_SetHwReg()
783 write_nic_dword(dev, RCR, priv->ReceiveConfig); in rtl8192_adapter_start()
1014 reg = read_nic_dword(dev, RCR); in rtl8192_link_change()
1023 write_nic_dword(dev, RCR, reg); in rtl8192_link_change()
1038 write_nic_dword(dev, RCR, priv->ReceiveConfig); in rtl8192_AllowAllDestAddr()
Dr8192E_hw.h143 RCR = 0x044, enumerator
/drivers/staging/rtl8192u/
Dr8192U_hw.h130 RCR = 0x044, // Receive Configuration Register enumerator
Dr8192U_core.c755 read_nic_dword(dev, RCR, &rxconf); in rtl8192_set_rxconf()
790 write_nic_dword(dev, RCR, rxconf); in rtl8192_set_rxconf()
1784 read_nic_dword(dev, RCR, &reg); in rtl8192_link_change()
1789 write_nic_dword(dev, RCR, reg); in rtl8192_link_change()
2709 write_nic_dword(dev, RCR, priv->ReceiveConfig); in rtl8192_adapter_start()
/drivers/net/wan/
Dhd64572.h110 #define RCR 0x156 /* Rx DMA Critical Request Reg */ macro
/drivers/spi/
Dspi-atmel.c749 spi_writel(as, RCR, len); in atmel_spi_pdc_next_xfer()
1136 spi_readl(as, TCR), spi_readl(as, RCR)); in atmel_spi_one_transfer()
1144 spi_writel(as, RCR, 0); in atmel_spi_one_transfer()
/drivers/net/ethernet/via/
Dvia-velocity.h979 volatile u8 RCR; member
Dvia-velocity.c1170 BYTE_REG_BITS_ON(rx_mode, &regs->RCR); in velocity_set_multi()