Home
last modified time | relevance | path

Searched refs:REG_HISRE (Results 1 – 16 of 16) sorted by relevance

/drivers/net/wireless/rtlwifi/rtl8192de/
Dreg.h111 #define REG_HISRE 0x012C macro
Dhw.c717 rtl_write_byte(rtlpriv, REG_HISRE, 0xff); in _rtl92de_init_mac()
/drivers/net/wireless/rtlwifi/rtl8188ee/
Dhw.c898 rtl_write_dword(rtlpriv, REG_HISRE, 0xffffffff); in _rtl88ee_init_mac()
1481 *p_intb = rtl_read_dword(rtlpriv, REG_HISRE) & rtlpci->irq_mask[1]; in rtl88ee_interrupt_recognized()
1482 rtl_write_dword(rtlpriv, REG_HISRE, *p_intb); in rtl88ee_interrupt_recognized()
Dreg.h82 #define REG_HISRE 0x00BC macro
/drivers/net/wireless/rtlwifi/rtl8723be/
Dhw.c884 rtl_write_dword(rtlpriv, REG_HISRE, 0xffffffff); in _rtl8723be_init_mac()
1690 *p_intb = rtl_read_dword(rtlpriv, REG_HISRE) & in rtl8723be_interrupt_recognized()
1692 rtl_write_dword(rtlpriv, REG_HISRE, *p_intb); in rtl8723be_interrupt_recognized()
Dreg.h84 #define REG_HISRE 0x00BC macro
/drivers/net/wireless/rtlwifi/rtl8192ee/
Dhw.c825 rtl_write_dword(rtlpriv, REG_HISRE, 0xffffffff); in _rtl92ee_init_mac()
1684 *p_intb = rtl_read_dword(rtlpriv, REG_HISRE) & rtlpci->irq_mask[1]; in rtl92ee_interrupt_recognized()
1685 rtl_write_dword(rtlpriv, REG_HISRE, *p_intb); in rtl92ee_interrupt_recognized()
Dreg.h78 #define REG_HISRE 0x00BC macro
/drivers/staging/rtl8188eu/include/
Drtl8188e_spec.h156 #define REG_HISRE 0x012C macro
/drivers/staging/rtl8723au/include/
Drtl8723a_spec.h99 #define REG_HISRE 0x012C macro
/drivers/net/wireless/rtlwifi/rtl8821ae/
Dhw.c987 rtl_write_dword(rtlpriv, REG_HISRE, 0xffffffff); in _rtl8821ae_init_mac()
2487 *p_intb = rtl_read_dword(rtlpriv, REG_HISRE) & rtlpci->irq_mask[1]; in rtl8821ae_interrupt_recognized()
2488 rtl_write_dword(rtlpriv, REG_HISRE, *p_intb); in rtl8821ae_interrupt_recognized()
Dreg.h85 #define REG_HISRE 0x00BC macro
/drivers/net/wireless/rtlwifi/rtl8192ce/
Dreg.h102 #define REG_HISRE 0x012C macro
Dhw.c740 rtl_write_byte(rtlpriv, REG_HISRE, 0xff); in _rtl92ce_init_mac()
/drivers/net/wireless/rtlwifi/rtl8723ae/
Dreg.h91 #define REG_HISRE 0x012C macro
Dhw.c741 rtl_write_byte(rtlpriv, REG_HISRE, 0xff); in _rtl8712e_init_mac()