Home
last modified time | relevance | path

Searched refs:REG_SYS_CLKR (Results 1 – 25 of 25) sorted by relevance

/drivers/staging/rtl8723au/core/
Drtw_efuse.c77 tmpV16 = rtl8723au_read16(padapter, REG_SYS_CLKR); in Efuse_PowerSwitch()
80 rtl8723au_write16(padapter, REG_SYS_CLKR, tmpV16); in Efuse_PowerSwitch()
/drivers/net/wireless/rtlwifi/rtl8723ae/
Dsw.c281 .maps[SYS_CLK] = REG_SYS_CLKR,
Dreg.h32 #define REG_SYS_CLKR 0x0008 macro
/drivers/net/wireless/rtlwifi/rtl8192ee/
Dsw.c275 .maps[SYS_CLK] = REG_SYS_CLKR,
Dhw.c809 bytetmp = rtl_read_byte(rtlpriv, REG_SYS_CLKR); in _rtl92ee_init_mac()
810 rtl_write_byte(rtlpriv, REG_SYS_CLKR, bytetmp | BIT(3)); in _rtl92ee_init_mac()
1289 tmp_u1b = rtl_read_byte(rtlpriv, REG_SYS_CLKR+1); in rtl92ee_hw_init()
Dreg.h36 #define REG_SYS_CLKR 0x0008 macro
/drivers/staging/rtl8188eu/core/
Drtw_efuse.c70 tmpV16 = usb_read16(pAdapter, REG_SYS_CLKR); in Efuse_PowerSwitch()
73 usb_write16(pAdapter, REG_SYS_CLKR, tmpV16); in Efuse_PowerSwitch()
/drivers/net/wireless/rtlwifi/rtl8188ee/
Dsw.c293 .maps[SYS_CLK] = REG_SYS_CLKR,
Dhw.c879 bytetmp = rtl_read_byte(rtlpriv, REG_SYS_CLKR); in _rtl88ee_init_mac()
881 rtl_write_byte(rtlpriv, REG_SYS_CLKR, bytetmp|BIT(3)); in _rtl88ee_init_mac()
1084 tmp_u1b = rtl_read_byte(rtlpriv, REG_SYS_CLKR+1); in rtl88ee_hw_init()
Dreg.h36 #define REG_SYS_CLKR 0x0008 macro
/drivers/net/wireless/rtlwifi/rtl8192de/
Dsw.c275 .maps[SYS_CLK] = REG_SYS_CLKR,
Dreg.h39 #define REG_SYS_CLKR 0x0008 macro
/drivers/net/wireless/rtlwifi/rtl8723be/
Dsw.c287 .maps[SYS_CLK] = REG_SYS_CLKR,
Dhw.c871 bytetmp = rtl_read_byte(rtlpriv, REG_SYS_CLKR); in _rtl8723be_init_mac()
872 rtl_write_byte(rtlpriv, REG_SYS_CLKR, bytetmp | BIT(3)); in _rtl8723be_init_mac()
Dreg.h36 #define REG_SYS_CLKR 0x0008 macro
/drivers/net/wireless/rtlwifi/rtl8192ce/
Dsw.c271 .maps[SYS_CLK] = REG_SYS_CLKR,
Dreg.h36 #define REG_SYS_CLKR 0x0008 macro
/drivers/net/wireless/rtlwifi/rtl8192cu/
Dsw.c197 .maps[SYS_CLK] = REG_SYS_CLKR,
Dhw.c1139 rtl_write_word(rtlpriv, REG_SYS_CLKR, 0x70A3); in _ResetDigitalProcedure1()
1154 rtl_write_word(rtlpriv, REG_SYS_CLKR, 0x70A3); in _ResetDigitalProcedure2()
/drivers/staging/rtl8723au/include/
Drtl8723a_spec.h26 #define REG_SYS_CLKR 0x0008 macro
429 #define SYS_CLK REG_SYS_CLKR
/drivers/net/wireless/rtlwifi/rtl8821ae/
Dsw.c350 .maps[SYS_CLK] = REG_SYS_CLKR,
Dreg.h36 #define REG_SYS_CLKR 0x0008 macro
Dhw.c2437 tmp = rtl_read_byte(rtlpriv, REG_SYS_CLKR); in rtl8821ae_card_disable()
2438 rtl_write_byte(rtlpriv, REG_SYS_CLKR, tmp | BIT(3)); in rtl8821ae_card_disable()
/drivers/staging/rtl8188eu/include/
Drtl8188e_spec.h75 #define REG_SYS_CLKR 0x0008 macro
/drivers/staging/rtl8723au/hal/
Drtl8723a_hal_init.c1443 rtl8723au_write16(padapter, REG_SYS_CLKR, 0x70A3); in _ResetDigitalProcedure1_92C()
1467 rtl8723au_write16(padapter, REG_SYS_CLKR, 0x70a3); in _ResetDigitalProcedure2()