Home
last modified time | relevance | path

Searched refs:SR18 (Results 1 – 8 of 8) sorted by relevance

/drivers/video/fbdev/via/
Dviamode.c29 {VIASR, SR18, 0xFF, 0x4E},
62 {VIASR, SR18, 0xFF, 0x4E},
111 {VIASR, SR18, 0xFF, 0x4E}, /* GFX PREQ threshold */
149 {VIASR, SR18, 0xFF, 0x4E},
185 {VIASR, SR18, 0xFF, 0x4E},
219 {VIASR, SR18, 0xFF, 0x4E},
Dshare.h70 #define SR18 0x18 macro
Dhw.c174 {IGA1_FIFO_HIGH_THRESHOLD_REG_NUM, {{SR18, 0, 5}, {SR18, 7, 7} } },
/drivers/staging/xgifb/
Dvb_struct.h149 unsigned char const *SR18; member
Dvb_init.c90 xgifb_reg_set(P3c4, 0x18, pVBInfo->SR18[pVBInfo->ram_type]); /* SR18 */ in XGINew_DDR1x_MRS_340()
97 xgifb_reg_set(P3c4, 0x18, pVBInfo->SR18[pVBInfo->ram_type]); /* SR18 */ in XGINew_DDR1x_MRS_340()
260 xgifb_reg_set(P3c4, 0x18, pVBInfo->SR18[pVBInfo->ram_type]); /* SR18 */ in XGINew_DDR1x_MRS_XG20()
267 xgifb_reg_set(P3c4, 0x18, pVBInfo->SR18[pVBInfo->ram_type]); /* SR18 */ in XGINew_DDR1x_MRS_XG20()
Dvb_setmode.c35 pVBInfo->SR18 = XGI340_SR18; in InitTo330Pointer()
56 pVBInfo->SR18 = XG27_SR18; in InitTo330Pointer()
/drivers/video/fbdev/savage/
Dsavagefb.h162 unsigned char SR10, SR11, SR12, SR13, SR15, SR18, SR29, SR30; member
Dsavagefb_driver.c663 reg->SR18 = vga_in8(0x3c5, par); in savage_get_default_par()
816 vga_out8(0x3c5, reg->SR18, par); in savage_set_default_par()
1074 reg->SR18 = 0x00; in savagefb_decode_var()
1430 vga_out8(0x3c5, reg->SR18, par); in savagefb_set_par_int()