Searched refs:VM_CONTEXT0_CNTL (Results 1 – 12 of 12) sorted by relevance
/drivers/gpu/drm/radeon/ |
D | rv770.c | 925 WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | in rv770_pcie_gart_enable() 930 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); in rv770_pcie_gart_enable() 947 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); in rv770_pcie_gart_disable() 998 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); in rv770_agp_enable()
|
D | rv770d.h | 633 #define VM_CONTEXT0_CNTL 0x1410 macro
|
D | ni.c | 1258 WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | in cayman_pcie_gart_enable() 1315 WREG32(VM_CONTEXT0_CNTL, 0); in cayman_pcie_gart_disable()
|
D | nid.h | 116 #define VM_CONTEXT0_CNTL 0x1410 macro
|
D | r600.c | 1090 WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | in r600_pcie_gart_enable() 1095 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); in r600_pcie_gart_enable() 1112 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); in r600_pcie_gart_disable() 1178 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0); in r600_agp_enable()
|
D | sid.h | 350 #define VM_CONTEXT0_CNTL 0x1410 macro
|
D | cikd.h | 470 #define VM_CONTEXT0_CNTL 0x1410 macro
|
D | evergreen.c | 2461 WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | in evergreen_pcie_gart_enable() 2480 WREG32(VM_CONTEXT0_CNTL, 0); in evergreen_pcie_gart_disable() 2530 WREG32(VM_CONTEXT0_CNTL, 0); in evergreen_agp_enable()
|
D | evergreend.h | 1130 #define VM_CONTEXT0_CNTL 0x1410 macro
|
D | r600d.h | 573 #define VM_CONTEXT0_CNTL 0x1410 macro
|
D | si.c | 4278 WREG32(VM_CONTEXT0_CNTL, (ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | in si_pcie_gart_enable() 4343 WREG32(VM_CONTEXT0_CNTL, 0); in si_pcie_gart_disable()
|
D | cik.c | 5791 WREG32(VM_CONTEXT0_CNTL, (ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | in cik_pcie_gart_enable() 5885 WREG32(VM_CONTEXT0_CNTL, 0); in cik_pcie_gart_disable()
|