Home
last modified time | relevance | path

Searched refs:div2_index (Results 1 – 2 of 2) sorted by relevance

/drivers/clk/tegra/
Dclk-super.c67 source = mux->div2_index; in clk_super_get_parent()
96 if ((mux->flags & TEGRA_DIVIDER_2) && ((index == mux->div2_index) || in clk_super_set_parent()
99 if ((parent_index == mux->div2_index) || in clk_super_set_parent()
109 if (index == mux->div2_index) in clk_super_set_parent()
133 u8 width, u8 pllx_index, u8 div2_index, spinlock_t *lock) in tegra_clk_register_super_mux() argument
153 super->div2_index = div2_index; in tegra_clk_register_super_mux()
Dclk.h533 u8 div2_index; member
546 u8 width, u8 pllx_index, u8 div2_index, spinlock_t *lock);