Home
last modified time | relevance | path

Searched refs:output_rate (Results 1 – 3 of 3) sorted by relevance

/drivers/clk/tegra/
Dclk-divider.c93 unsigned long output_rate = *prate; in clk_frac_div_round_rate() local
96 return output_rate; in clk_frac_div_round_rate()
98 div = get_div(divider, rate, output_rate); in clk_frac_div_round_rate()
104 return DIV_ROUND_UP(output_rate * mul, div + mul); in clk_frac_div_round_rate()
Dclk-pll.c401 sel->output_rate == rate) in _get_table_rate()
408 cfg->output_rate = sel->output_rate; in _get_table_rate()
451 for (cfg->output_rate = rate; cfg->output_rate < 200 * cfreq; in _calc_rate()
452 cfg->output_rate <<= 1) in _calc_rate()
456 cfg->n = cfg->output_rate / cfreq; in _calc_rate()
461 || cfg->output_rate > pll->params->vco_max) { in _calc_rate()
465 cfg->output_rate >>= p_div; in _calc_rate()
643 return cfg.output_rate; in clk_pll_round_rate()
931 cfg->output_rate = rate * p; in _calc_dynamic_ramp_rate()
932 cfg->n = cfg->output_rate * cfg->m / parent_rate; in _calc_dynamic_ramp_rate()
[all …]
Dclk.h114 unsigned long output_rate; member