Home
last modified time | relevance | path

Searched refs:pbl_addr (Results 1 – 11 of 11) sorted by relevance

/drivers/infiniband/hw/cxgb3/
Diwch_mem.c68 mhp->attr.pbl_size, mhp->attr.pbl_addr)) in iwch_register_mem()
74 mhp->attr.pbl_addr); in iwch_register_mem()
98 mhp->attr.pbl_size, mhp->attr.pbl_addr)) in iwch_reregister_mem()
104 mhp->attr.pbl_addr); in iwch_reregister_mem()
111 mhp->attr.pbl_addr = cxio_hal_pblpool_alloc(&mhp->rhp->rdev, in iwch_alloc_pbl()
114 if (!mhp->attr.pbl_addr) in iwch_alloc_pbl()
124 cxio_hal_pblpool_free(&mhp->rhp->rdev, mhp->attr.pbl_addr, in iwch_free_pbl()
131 mhp->attr.pbl_addr + (offset << 3), npages); in iwch_write_pbl()
Dcxio_hal.h171 u32 pbl_addr, u32 pbl_size);
174 u8 page_size, u32 pbl_size, u32 pbl_addr);
177 u8 page_size, u32 pbl_size, u32 pbl_addr);
179 u32 pbl_addr);
181 int cxio_allocate_stag(struct cxio_rdev *rdev, u32 *stag, u32 pdid, u32 pbl_size, u32 pbl_addr);
204 void cxio_dump_pbl(struct cxio_rdev *rev, u32 pbl_addr, uint len, u8 shift);
Diwch_qp.c201 u32 num_sgle, u32 * pbl_addr, u8 * page_size) in iwch_sgl2pbl_map() argument
239 pbl_addr[i] = ((mhp->attr.pbl_addr - in iwch_sgl2pbl_map()
251 u32 pbl_addr[T3_MAX_SGE]; in build_rdma_recv() local
254 err = iwch_sgl2pbl_map(qhp->rhp, wr->sg_list, wr->num_sge, pbl_addr, in build_rdma_recv()
272 wqe->recv.pbl_addr[i] = cpu_to_be32(pbl_addr[i]); in build_rdma_recv()
278 wqe->recv.pbl_addr[i] = 0; in build_rdma_recv()
283 qhp->wq.rq_size_log2)].pbl_addr = 0; in build_rdma_recv()
291 u32 pbl_addr; in build_zero_stag_recv() local
301 pbl_addr = cxio_hal_pblpool_alloc(&qhp->rhp->rdev, T3_STAG0_PBL_SIZE); in build_zero_stag_recv()
302 if (!pbl_addr) in build_zero_stag_recv()
[all …]
Dcxio_hal.c701 u32 pbl_size, u32 pbl_addr) in __cxio_tpt_op() argument
738 tpt.rsvd_pbl_addr = cpu_to_be32(V_TPT_PBL_ADDR(PBL_OFF(rdev_p, pbl_addr)>>3)); in __cxio_tpt_op()
765 u32 pbl_addr, u32 pbl_size) in cxio_write_pbl() argument
771 __func__, pbl_addr, rdev_p->rnic_info.pbl_base, in cxio_write_pbl()
775 err = cxio_hal_ctrl_qp_write_mem(rdev_p, pbl_addr >> 5, pbl_size << 3, in cxio_write_pbl()
792 u8 page_size, u32 pbl_size, u32 pbl_addr) in cxio_register_phys_mem() argument
796 zbva, to, len, page_size, pbl_size, pbl_addr); in cxio_register_phys_mem()
801 u8 page_size, u32 pbl_size, u32 pbl_addr) in cxio_reregister_phys_mem() argument
804 zbva, to, len, page_size, pbl_size, pbl_addr); in cxio_reregister_phys_mem()
808 u32 pbl_addr) in cxio_dereg_mem() argument
[all …]
Dcxio_dbg.c73 void cxio_dump_pbl(struct cxio_rdev *rdev, u32 pbl_addr, uint len, u8 shift) in cxio_dump_pbl() argument
90 m->addr = pbl_addr; in cxio_dump_pbl()
Diwch_user.h72 __u32 pbl_addr; member
Diwch_provider.c460 mhp->attr.pbl_addr); in iwch_dereg_mr()
696 uresp.pbl_addr = (mhp->attr.pbl_addr - in iwch_reg_user_mr()
699 uresp.pbl_addr); in iwch_reg_user_mr()
811 mhp->attr.pbl_size, mhp->attr.pbl_addr); in iwch_alloc_fast_reg_mr()
827 mhp->attr.pbl_addr); in iwch_alloc_fast_reg_mr()
Dcxio_wr.h275 __be32 pbl_addr[T3_MAX_SGE]; member
685 __u32 pbl_addr; member
Diwch_provider.h68 u32 pbl_addr; member
/drivers/infiniband/hw/cxgb4/
Dmem.c247 u64 len, u8 page_size, u32 pbl_size, u32 pbl_addr) in write_tpt_entry() argument
292 V_FW_RI_TPTE_PBLADDR(PBL_OFF(rdev, pbl_addr)>>3)); in write_tpt_entry()
313 u32 pbl_addr, u32 pbl_size) in write_pbl() argument
318 __func__, pbl_addr, rdev->lldi.vr->pbl.start, in write_pbl()
321 err = write_adapter_mem(rdev, pbl_addr >> 5, pbl_size << 3, pbl); in write_pbl()
326 u32 pbl_addr) in dereg_mem() argument
329 pbl_size, pbl_addr); in dereg_mem()
346 u32 pbl_size, u32 pbl_addr) in allocate_stag() argument
350 0UL, 0, 0, pbl_size, pbl_addr); in allocate_stag()
375 mhp->attr.pbl_size, mhp->attr.pbl_addr); in register_mem()
[all …]
Diw_cxgb4.h374 u32 pbl_addr; member