Home
last modified time | relevance | path

Searched refs:rFPGA0_XB_HSSIParameter2 (Results 1 – 12 of 12) sorted by relevance

/drivers/staging/rtl8712/
Drtl871x_mp.c436 set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, 0xe, 1); in r8712_SwitchAntenna()
443 set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, 0xe, 2); in r8712_SwitchAntenna()
450 set_bb_reg(pAdapter, rFPGA0_XB_HSSIParameter2, 0xe, 2); in r8712_SwitchAntenna()
Drtl871x_mp_phy_regdef.h94 #define rFPGA0_XB_HSSIParameter2 0x82c macro
/drivers/staging/rtl8188eu/hal/
Dbb_cfg.c628 hal_data->PHYRegDef[RF_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; in rtl88e_phy_init_bb_rf_register_definition()
/drivers/staging/rtl8192u/
Dr819xU_phyreg.h51 #define rFPGA0_XB_HSSIParameter2 0x82c macro
Dr819xU_phy.c642 priv->PHYRegDef[RF90_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; in rtl8192_InitBBRFRegDef()
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h68 #define rFPGA0_XB_HSSIParameter2 0x82c macro
Dr819xE_phyreg.h55 #define rFPGA0_XB_HSSIParameter2 0x82c macro
Dr8192E_phy.c450 priv->PHYRegDef[RF90_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; in rtl8192_InitBBRFRegDef()
/drivers/staging/rtl8188eu/include/
Drtw_mp_phy_regdef.h120 #define rFPGA0_XB_HSSIParameter2 0x82c macro
DHal8188EPhyReg.h84 #define rFPGA0_XB_HSSIParameter2 0x82c macro
/drivers/staging/rtl8723au/include/
DHal8723APhyReg.h68 #define rFPGA0_XB_HSSIParameter2 0x82c macro
/drivers/staging/rtl8723au/hal/
Drtl8723a_phycfg.c504 pHalData->PHYRegDef[RF_PATH_B].rfHSSIPara2 = rFPGA0_XB_HSSIParameter2; in phy_InitBBRFRegisterDefinition()