Home
last modified time | relevance | path

Searched refs:rFPGA1_RFMOD (Results 1 – 12 of 12) sorted by relevance

/drivers/staging/rtl8723au/hal/
Drtl8723a_phycfg.c968 PHY_SetBBReg(Adapter, rFPGA1_RFMOD, bRFMOD, 0x0); in _PHY_SetBWMode23a92C()
976 PHY_SetBBReg(Adapter, rFPGA1_RFMOD, bRFMOD, 0x1); in _PHY_SetBWMode23a92C()
/drivers/staging/rtl8712/
Drtl871x_mp.c364 set_bb_reg(pAdapter, rFPGA1_RFMOD, bRFMOD, 0x0); in r8712_SwitchBandwidth()
374 set_bb_reg(pAdapter, rFPGA1_RFMOD, bRFMOD, 0x1); in r8712_SwitchBandwidth()
Drtl871x_mp_phy_regdef.h139 #define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ macro
/drivers/staging/rtl8192u/
Dr819xU_phyreg.h85 #define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC */ macro
Dr819xU_phy.c1563 rtl8192_setBBreg(dev, rFPGA1_RFMOD, bRFMOD, 0x0); in rtl8192_SetBWModeWorkItem()
1593 rtl8192_setBBreg(dev, rFPGA1_RFMOD, bRFMOD, 0x1); in rtl8192_SetBWModeWorkItem()
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h101 #define rFPGA1_RFMOD 0x900 macro
Dr819xE_phyreg.h89 #define rFPGA1_RFMOD 0x900 macro
Dr8192E_phy.c1215 rtl8192_setBBreg(dev, rFPGA1_RFMOD, bRFMOD, 0x0); in rtl8192_SetBWModeWorkItem()
1230 rtl8192_setBBreg(dev, rFPGA1_RFMOD, bRFMOD, 0x1); in rtl8192_SetBWModeWorkItem()
/drivers/staging/rtl8188eu/include/
Drtw_mp_phy_regdef.h164 #define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC RF BW Setting?? */ macro
DHal8188EPhyReg.h128 #define rFPGA1_RFMOD 0x900 macro
/drivers/staging/rtl8723au/include/
DHal8723APhyReg.h115 #define rFPGA1_RFMOD 0x900 /* RF mode & OFDM TxSC RF BW Setting?? */ macro
/drivers/staging/rtl8188eu/hal/
Dphy.c287 phy_set_bb_reg(adapt, rFPGA1_RFMOD, bRFMOD, 0x0); in phy_set_bw_mode_callback()
291 phy_set_bb_reg(adapt, rFPGA1_RFMOD, bRFMOD, 0x1); in phy_set_bw_mode_callback()