Home
last modified time | relevance | path

Searched refs:rOFDM0_XAAGCCore2 (Results 1 – 11 of 11) sorted by relevance

/drivers/staging/rtl8188eu/hal/
Dbb_cfg.c640 hal_data->PHYRegDef[RF_PATH_A].rfAGCControl2 = rOFDM0_XAAGCCore2; in rtl88e_phy_init_bb_rf_register_definition()
/drivers/staging/rtl8192u/
Dr819xU_phyreg.h130 #define rOFDM0_XAAGCCore2 0xc54 macro
Dr819xU_phy.c660 priv->PHYRegDef[RF90_PATH_A].rfAGCControl2 = rOFDM0_XAAGCCore2; in rtl8192_InitBBRFRegDef()
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h144 #define rOFDM0_XAAGCCore2 0xc54 macro
Dr819xE_phyreg.h149 #define rOFDM0_XAAGCCore2 0xc54 macro
Dr8192E_phy.c464 priv->PHYRegDef[RF90_PATH_A].rfAGCControl2 = rOFDM0_XAAGCCore2; in rtl8192_InitBBRFRegDef()
/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h208 #define rOFDM0_XAAGCCore2 0xc54 macro
/drivers/staging/rtl8188eu/include/
Drtw_mp_phy_regdef.h225 #define rOFDM0_XAAGCCore2 0xc54 macro
DHal8188EPhyReg.h206 #define rOFDM0_XAAGCCore2 0xc54 macro
/drivers/staging/rtl8723au/include/
DHal8723APhyReg.h182 #define rOFDM0_XAAGCCore2 0xc54 macro
/drivers/staging/rtl8723au/hal/
Drtl8723a_phycfg.c517 pHalData->PHYRegDef[RF_PATH_A].rfAGCControl2 = rOFDM0_XAAGCCore2; in phy_InitBBRFRegisterDefinition()