Home
last modified time | relevance | path

Searched refs:radeon_bo_size (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/radeon/
Devergreen_cs.c440 if (offset > radeon_bo_size(track->cb_color_bo[id])) { in evergreen_cs_track_validate_cb()
453 bsize = radeon_bo_size(track->cb_color_bo[id]); in evergreen_cs_track_validate_cb()
478 radeon_bo_size(track->cb_color_bo[id]), slice); in evergreen_cs_track_validate_cb()
547 if (size > radeon_bo_size(track->htile_bo)) { in evergreen_cs_track_validate_htile()
549 __func__, __LINE__, radeon_bo_size(track->htile_bo), in evergreen_cs_track_validate_htile()
614 if (offset > radeon_bo_size(track->db_s_read_bo)) { in evergreen_cs_track_validate_stencil()
619 radeon_bo_size(track->db_s_read_bo)); in evergreen_cs_track_validate_stencil()
633 if (offset > radeon_bo_size(track->db_s_write_bo)) { in evergreen_cs_track_validate_stencil()
638 radeon_bo_size(track->db_s_write_bo)); in evergreen_cs_track_validate_stencil()
712 if (offset > radeon_bo_size(track->db_z_read_bo)) { in evergreen_cs_track_validate_depth()
[all …]
Dr600_cs.c362 size = radeon_bo_size(track->cb_color_bo[i]) - track->cb_color_bo_offset[i]; in r600_cs_track_validate_cb()
442 if ((tmp + track->cb_color_bo_offset[i]) > radeon_bo_size(track->cb_color_bo[i])) { in r600_cs_track_validate_cb()
454 radeon_bo_size(track->cb_color_bo[i]), in r600_cs_track_validate_cb()
481 radeon_bo_size(track->cb_color_frag_bo[i])) { in r600_cs_track_validate_cb()
486 radeon_bo_size(track->cb_color_frag_bo[i])); in r600_cs_track_validate_cb()
499 radeon_bo_size(track->cb_color_tile_bo[i])) { in r600_cs_track_validate_cb()
504 radeon_bo_size(track->cb_color_tile_bo[i])); in r600_cs_track_validate_cb()
556 tmp = radeon_bo_size(track->db_bo) - track->db_offset; in r600_cs_track_validate_db()
561 radeon_bo_size(track->db_bo)); in r600_cs_track_validate_db()
566 size = radeon_bo_size(track->db_bo); in r600_cs_track_validate_db()
[all …]
Dradeon_fb.c243 memset_io(rbo->kptr, 0x0, radeon_bo_size(rbo)); in radeonfb_create()
254 info->fix.smem_len = radeon_bo_size(rbo); in radeonfb_create()
256 info->screen_size = radeon_bo_size(rbo); in radeonfb_create()
284 DRM_INFO("size %lu\n", (unsigned long)radeon_bo_size(rbo)); in radeonfb_create()
413 size += radeon_bo_size(robj); in radeon_fbdev_total_size()
Dradeon_uvd.c221 size = radeon_bo_size(rdev->uvd.vcpu_bo); in radeon_uvd_suspend()
243 size = radeon_bo_size(rdev->uvd.vcpu_bo); in radeon_uvd_resume()
550 end = start + radeon_bo_size(reloc->robj); in radeon_uvd_cs_reloc()
733 uint64_t offs = radeon_bo_size(rdev->uvd.vcpu_bo) - in radeon_uvd_get_create_msg()
769 uint64_t offs = radeon_bo_size(rdev->uvd.vcpu_bo) - in radeon_uvd_get_destroy_msg()
Dradeon_object.c347 bo->rdev->vram_pin_size += radeon_bo_size(bo); in radeon_bo_pin_restricted()
349 bo->rdev->gart_pin_size += radeon_bo_size(bo); in radeon_bo_pin_restricted()
379 bo->rdev->vram_pin_size -= radeon_bo_size(bo); in radeon_bo_unpin()
381 bo->rdev->gart_pin_size -= radeon_bo_size(bo); in radeon_bo_unpin()
Dr100.c1901 if ((value + 1) > radeon_bo_size(robj)) { in r100_cs_track_check_pkt3_indx_buffer()
1905 radeon_bo_size(robj)); in r100_cs_track_check_pkt3_indx_buffer()
2146 if (size > radeon_bo_size(cube_robj)) { in r100_cs_track_cube()
2148 size, radeon_bo_size(cube_robj)); in r100_cs_track_cube()
2228 if (size > radeon_bo_size(robj)) { in r100_cs_track_texture_check()
2230 "%lu\n", u, size, radeon_bo_size(robj)); in r100_cs_track_texture_check()
2257 if (size > radeon_bo_size(track->cb[i].robj)) { in r100_cs_track_check()
2260 radeon_bo_size(track->cb[i].robj)); in r100_cs_track_check()
2276 if (size > radeon_bo_size(track->zb.robj)) { in r100_cs_track_check()
2279 radeon_bo_size(track->zb.robj)); in r100_cs_track_check()
[all …]
Dradeon_object.h96 static inline unsigned long radeon_bo_size(struct radeon_bo *bo) in radeon_bo_size() function
Dradeon_mn.c220 unsigned long end = addr + radeon_bo_size(bo) - 1; in radeon_mn_register()
Dradeon_gem.c724 i, radeon_bo_size(rbo) >> 10, radeon_bo_size(rbo) >> 20, in radeon_debugfs_gem_info()
Dradeon_legacy_crtc.c452 osize = radeon_bo_size(old_rbo); in radeon_crtc_do_set_base()
453 nsize = radeon_bo_size(rbo); in radeon_crtc_do_set_base()
Dradeon_vm.c404 entries = radeon_bo_size(bo) / 8; in radeon_vm_clear_bo()
449 uint64_t size = radeon_bo_size(bo_va->bo); in radeon_vm_bo_set_addr()
Dradeon_vce.c472 end = start + radeon_bo_size(reloc->robj); in radeon_vce_cs_reloc()