Home
last modified time | relevance | path

Searched refs:regvalue (Results 1 – 10 of 10) sorted by relevance

/drivers/scsi/aic7xxx/
Daic79xx_reg.h_shipped18 #define ahd_mode_ptr_print(regvalue, cur_col, wrap) \
19 ahd_print_register(NULL, 0, "MODE_PTR", 0x00, regvalue, cur_col, wrap)
25 #define ahd_intstat_print(regvalue, cur_col, wrap) \
26 ahd_print_register(NULL, 0, "INTSTAT", 0x01, regvalue, cur_col, wrap)
32 #define ahd_seqintcode_print(regvalue, cur_col, wrap) \
33 ahd_print_register(NULL, 0, "SEQINTCODE", 0x02, regvalue, cur_col, wrap)
39 #define ahd_error_print(regvalue, cur_col, wrap) \
40 ahd_print_register(NULL, 0, "ERROR", 0x04, regvalue, cur_col, wrap)
46 #define ahd_hescb_qoff_print(regvalue, cur_col, wrap) \
47 ahd_print_register(NULL, 0, "HESCB_QOFF", 0x08, regvalue, cur_col, wrap)
[all …]
Daic79xx_reg_print.c_shipped24 ahd_intstat_print(u_int regvalue, u_int *cur_col, u_int wrap)
27 0x01, regvalue, cur_col, wrap));
36 ahd_hs_mailbox_print(u_int regvalue, u_int *cur_col, u_int wrap)
39 0x0b, regvalue, cur_col, wrap));
51 ahd_seqintstat_print(u_int regvalue, u_int *cur_col, u_int wrap)
54 0x0c, regvalue, cur_col, wrap));
69 ahd_intctl_print(u_int regvalue, u_int *cur_col, u_int wrap)
72 0x18, regvalue, cur_col, wrap));
90 ahd_dfcntrl_print(u_int regvalue, u_int *cur_col, u_int wrap)
93 0x19, regvalue, cur_col, wrap));
[all …]
Daic7xxx_reg_print.c_shipped23 ahc_scsiseq_print(u_int regvalue, u_int *cur_col, u_int wrap)
26 0x00, regvalue, cur_col, wrap));
40 ahc_sxfrctl0_print(u_int regvalue, u_int *cur_col, u_int wrap)
43 0x01, regvalue, cur_col, wrap));
67 ahc_scsisigi_print(u_int regvalue, u_int *cur_col, u_int wrap)
70 0x03, regvalue, cur_col, wrap));
83 ahc_scsirate_print(u_int regvalue, u_int *cur_col, u_int wrap)
86 0x04, regvalue, cur_col, wrap));
102 ahc_sstat0_print(u_int regvalue, u_int *cur_col, u_int wrap)
105 0x0b, regvalue, cur_col, wrap));
[all …]
Daic7xxx_reg.h_shipped18 #define ahc_scsiseq_print(regvalue, cur_col, wrap) \
19 ahc_print_register(NULL, 0, "SCSISEQ", 0x00, regvalue, cur_col, wrap)
25 #define ahc_sxfrctl0_print(regvalue, cur_col, wrap) \
26 ahc_print_register(NULL, 0, "SXFRCTL0", 0x01, regvalue, cur_col, wrap)
32 #define ahc_scsisigi_print(regvalue, cur_col, wrap) \
33 ahc_print_register(NULL, 0, "SCSISIGI", 0x03, regvalue, cur_col, wrap)
39 #define ahc_scsirate_print(regvalue, cur_col, wrap) \
40 ahc_print_register(NULL, 0, "SCSIRATE", 0x04, regvalue, cur_col, wrap)
46 #define ahc_sstat0_print(regvalue, cur_col, wrap) \
47 ahc_print_register(NULL, 0, "SSTAT0", 0x0b, regvalue, cur_col, wrap)
[all …]
/drivers/hwmon/
Dgl518sm.c318 int regvalue; \
325 regvalue = gl518_read_value(client, reg); \
327 regvalue = (regvalue & ~mask) | (data->value << shift); \
328 gl518_write_value(client, reg, regvalue); \
358 int regvalue; in set_fan_min() local
367 regvalue = gl518_read_value(client, GL518_REG_FAN_LIMIT); in set_fan_min()
369 regvalue = (regvalue & (0xff << (8 * nr))) in set_fan_min()
371 gl518_write_value(client, GL518_REG_FAN_LIMIT, regvalue); in set_fan_min()
391 int regvalue; in set_fan_div() local
420 regvalue = gl518_read_value(client, GL518_REG_MISC); in set_fan_div()
[all …]
/drivers/mfd/
Dab3100-core.c530 u8 regvalue; in ab3100_get_set_reg() local
532 ab3100_get_register_interruptible(ab3100, user_reg, &regvalue); in ab3100_get_set_reg()
536 user_reg, regvalue); in ab3100_get_set_reg()
540 u8 regvalue; in ab3100_get_set_reg() local
560 ab3100_get_register_interruptible(ab3100, user_reg, &regvalue); in ab3100_get_set_reg()
565 user_reg, user_value, regvalue); in ab3100_get_set_reg()
Dab8500-debugfs.c1526 u8 regvalue; in ab8500_val_print() local
1529 (u8)debug_bank, (u8)debug_address, &regvalue); in ab8500_val_print()
1535 seq_printf(s, "0x%02X\n", regvalue); in ab8500_val_print()
1632 u8 regvalue; in ab8500_hwreg_print() local
1635 (u8)hwreg_cfg.bank, (u8)hwreg_cfg.addr, &regvalue); in ab8500_hwreg_print()
1643 regvalue >>= hwreg_cfg.shift; in ab8500_hwreg_print()
1645 regvalue <<= -hwreg_cfg.shift; in ab8500_hwreg_print()
1646 regvalue &= hwreg_cfg.mask; in ab8500_hwreg_print()
1649 seq_printf(s, "%d\n", regvalue); in ab8500_hwreg_print()
1651 seq_printf(s, "0x%02X\n", regvalue); in ab8500_hwreg_print()
[all …]
/drivers/net/ethernet/toshiba/
Dspider_net.c215 u32 regvalue; in spider_net_rx_irq_off() local
217 regvalue = SPIDER_NET_INT0_MASK_VALUE & (~SPIDER_NET_RXINT); in spider_net_rx_irq_off()
218 spider_net_write_reg(card, SPIDER_NET_GHIINT0MSK, regvalue); in spider_net_rx_irq_off()
230 u32 regvalue; in spider_net_rx_irq_on() local
232 regvalue = SPIDER_NET_INT0_MASK_VALUE | SPIDER_NET_RXINT; in spider_net_rx_irq_on()
233 spider_net_write_reg(card, SPIDER_NET_GHIINT0MSK, regvalue); in spider_net_rx_irq_on()
1314 u32 macl, macu, regvalue; in spider_net_set_mac() local
1323 regvalue = spider_net_read_reg(card, SPIDER_NET_GMACOPEMD); in spider_net_set_mac()
1324 regvalue &= ~((1 << 5) | (1 << 6)); in spider_net_set_mac()
1325 spider_net_write_reg(card, SPIDER_NET_GMACOPEMD, regvalue); in spider_net_set_mac()
[all …]
/drivers/net/ethernet/intel/igb/
De1000_mac.c1541 u32 i, regvalue = 0; in igb_write_8bit_ctrl_reg() local
1545 regvalue = ((u32)data) | (offset << E1000_GEN_CTL_ADDRESS_SHIFT); in igb_write_8bit_ctrl_reg()
1546 wr32(reg, regvalue); in igb_write_8bit_ctrl_reg()
1551 regvalue = rd32(reg); in igb_write_8bit_ctrl_reg()
1552 if (regvalue & E1000_GEN_CTL_READY) in igb_write_8bit_ctrl_reg()
1555 if (!(regvalue & E1000_GEN_CTL_READY)) { in igb_write_8bit_ctrl_reg()
/drivers/mmc/host/
Dvub300.c294 unsigned regvalue:8; member
559 vub300->sdio_register[i].regvalue = in add_offloaded_reg()
1885 u8 rsp3 = vub300->sdio_register[i].regvalue; in satisfy_request_from_offloaded_data()