/drivers/net/ethernet/brocade/bna/ |
D | bnad.c | 595 struct bnad_rx_ctrl *rx_ctrl = ccb->ctrl; in bnad_cq_process() local 633 skb = napi_get_frags(&rx_ctrl->napi); in bnad_cq_process() 717 napi_gro_frags(&rx_ctrl->napi); in bnad_cq_process() 729 napi_gro_flush(&rx_ctrl->napi, false); in bnad_cq_process() 743 struct bnad_rx_ctrl *rx_ctrl = (struct bnad_rx_ctrl *)(ccb->ctrl); in bnad_netif_rx_schedule_poll() local 744 struct napi_struct *napi = &rx_ctrl->napi; in bnad_netif_rx_schedule_poll() 748 rx_ctrl->rx_schedule++; in bnad_netif_rx_schedule_poll() 800 struct bnad_rx_ctrl *rx_ctrl; in bnad_isr() local 839 rx_ctrl = &rx_info->rx_ctrl[j]; in bnad_isr() 840 if (rx_ctrl->ccb) in bnad_isr() [all …]
|
D | bnad_ethtool.c | 663 if (bnad->rx_info[i].rx_ctrl[j].ccb && in bnad_get_strings() 664 bnad->rx_info[i].rx_ctrl[j].ccb-> in bnad_get_strings() 666 bnad->rx_info[i].rx_ctrl[j].ccb-> in bnad_get_strings() 747 if (bnad->rx_info[i].rx_ctrl[j].ccb && in bnad_get_stats_count_locked() 748 bnad->rx_info[i].rx_ctrl[j].ccb->rcb[1] && in bnad_get_stats_count_locked() 749 bnad->rx_info[i].rx_ctrl[j].ccb->rcb[1]->rxq) in bnad_get_stats_count_locked() 772 if (bnad->rx_info[i].rx_ctrl[j].ccb && in bnad_per_q_stats_fill() 773 bnad->rx_info[i].rx_ctrl[j].ccb->rcb[0] && in bnad_per_q_stats_fill() 774 bnad->rx_info[i].rx_ctrl[j].ccb->rcb[0]->rxq) { in bnad_per_q_stats_fill() 775 buf[bi++] = bnad->rx_info[i].rx_ctrl[j]. in bnad_per_q_stats_fill() [all …]
|
D | bnad.h | 218 struct bnad_rx_ctrl rx_ctrl[BNAD_MAX_RXP_PER_RX]; member
|
/drivers/net/wireless/ath/carl9170/ |
D | mac.c | 309 u32 rx_ctrl = AR9170_MAC_RX_CTRL_DEAGG | in carl9170_set_operating_mode() local 330 rx_ctrl |= AR9170_MAC_RX_CTRL_PASS_TO_HOST; in carl9170_set_operating_mode() 334 rx_ctrl |= AR9170_MAC_RX_CTRL_PASS_TO_HOST; in carl9170_set_operating_mode() 338 rx_ctrl |= AR9170_MAC_RX_CTRL_PASS_TO_HOST; in carl9170_set_operating_mode() 362 rx_ctrl |= AR9170_MAC_RX_CTRL_PASS_TO_HOST; in carl9170_set_operating_mode() 390 carl9170_regwrite(AR9170_MAC_REG_RX_CONTROL, rx_ctrl); in carl9170_set_operating_mode()
|
/drivers/net/ethernet/atheros/alx/ |
D | hw.c | 388 hw->rx_ctrl &= ~(ALX_MAC_CTRL_RX_EN | ALX_MAC_CTRL_TX_EN); in alx_stop_mac() 389 alx_write_mem32(hw, ALX_MAC_CTRL, hw->rx_ctrl); in alx_stop_mac() 480 alx_write_mem32(hw, ALX_MAC_CTRL, hw->rx_ctrl); in alx_reset_mac() 616 mac = hw->rx_ctrl; in alx_start_mac() 625 hw->rx_ctrl = mac; in alx_start_mac() 632 hw->rx_ctrl |= ALX_MAC_CTRL_RXFC_EN; in alx_cfg_mac_flowcontrol() 634 hw->rx_ctrl &= ~ALX_MAC_CTRL_RXFC_EN; in alx_cfg_mac_flowcontrol() 637 hw->rx_ctrl |= ALX_MAC_CTRL_TXFC_EN; in alx_cfg_mac_flowcontrol() 639 hw->rx_ctrl &= ~ALX_MAC_CTRL_TXFC_EN; in alx_cfg_mac_flowcontrol() 641 alx_write_mem32(hw, ALX_MAC_CTRL, hw->rx_ctrl); in alx_cfg_mac_flowcontrol() [all …]
|
D | hw.h | 396 u64 rx_ctrl; /* RX control packets other than pause frames */ member 476 u32 rx_ctrl; member
|
D | main.c | 477 hw->rx_ctrl &= ~(ALX_MAC_CTRL_MULTIALL_EN | ALX_MAC_CTRL_PROMISC_EN); in __alx_set_rx_mode() 479 hw->rx_ctrl |= ALX_MAC_CTRL_PROMISC_EN; in __alx_set_rx_mode() 481 hw->rx_ctrl |= ALX_MAC_CTRL_MULTIALL_EN; in __alx_set_rx_mode() 483 alx_write_mem32(hw, ALX_MAC_CTRL, hw->rx_ctrl); in __alx_set_rx_mode() 725 hw->rx_ctrl = ALX_MAC_CTRL_WOLSPED_SWEN | in alx_init_sw() 781 alx_write_mem32(hw, ALX_MAC_CTRL, hw->rx_ctrl); in alx_configure()
|
/drivers/net/hippi/ |
D | rrunner.c | 668 rrpriv->rx_ctrl[4].entry_size = sizeof(struct rx_desc); in rr_init1() 669 rrpriv->rx_ctrl[4].entries = RX_RING_ENTRIES; in rr_init1() 670 rrpriv->rx_ctrl[4].mode = 8; in rr_init1() 671 rrpriv->rx_ctrl[4].pi = 0; in rr_init1() 673 set_rraddr(&rrpriv->rx_ctrl[4].rngptr, rrpriv->rx_ring_dma); in rr_init1() 1158 memset(rrpriv->rx_ctrl, 0, 256 * sizeof(struct ring_ctrl)); in rr_timer() 1195 rrpriv->rx_ctrl = pci_alloc_consistent(pdev, in rr_open() 1198 if (!rrpriv->rx_ctrl) { in rr_open() 1203 memset(rrpriv->rx_ctrl, 0, 256*sizeof(struct ring_ctrl)); in rr_open() 1252 if (rrpriv->rx_ctrl) { in rr_open() [all …]
|
D | rrunner.h | 811 struct ring_ctrl *rx_ctrl; /* Receive ring control */ member
|
/drivers/tty/serial/ |
D | crisv10.c | 248 .rx_ctrl = DEF_RX, 300 .rx_ctrl = DEF_RX, 355 .rx_ctrl = DEF_RX, 408 .rx_ctrl = DEF_RX, 933 #define E100_RTS_GET(info) ((info)->rx_ctrl & E100_RTS_MASK) 1070 info->rx_ctrl &= ~E100_RTS_MASK; in e100_rts() 1071 info->rx_ctrl |= (set ? 0 : E100_RTS_MASK); /* RTS is active low */ in e100_rts() 1072 info->ioport[REG_REC_CTRL] = info->rx_ctrl; in e100_rts() 1117 (info->rx_ctrl &= ~IO_MASK(R_SERIAL0_REC_CTRL, rec_enable)); in e100_disable_rx() 1125 (info->rx_ctrl |= IO_MASK(R_SERIAL0_REC_CTRL, rec_enable)); in e100_enable_rx() [all …]
|
D | crisv10.h | 56 u8 rx_ctrl; /* shadow for R_SERIALx_REC_CTRL */ member
|
/drivers/net/ethernet/seeq/ |
D | sgiseeq.c | 134 hregs->rx_ctrl = hregs->tx_ctrl = 0; in reset_hpc3_and_seeq() 146 hregs->rx_ctrl = HPC3_ERXCTRL_ACTIVE; in seeq_go() 277 hregs->rx_cbptr, hregs->rx_ndptr, hregs->rx_ctrl); in sgiseeq_dump_rings() 330 if (!(hregs->rx_ctrl & HPC3_ERXCTRL_ACTIVE)) { in rx_maybe_restart()
|
/drivers/net/ethernet/atheros/atl1e/ |
D | atl1e.h | 265 unsigned long rx_ctrl; /* The number of Control packet received other than Pause frame. */ member
|
/drivers/net/wireless/ |
D | mwl8k.c | 947 __u8 rx_ctrl; member 968 rxd->rx_ctrl = MWL8K_AP_RX_CTRL_OWNED_BY_HOST; in mwl8k_rxd_ap_init() 978 rxd->rx_ctrl = 0; in mwl8k_rxd_ap_refill() 987 if (!(rxd->rx_ctrl & MWL8K_AP_RX_CTRL_OWNED_BY_HOST)) in mwl8k_rxd_ap_process() 1054 __u8 rx_ctrl; member 1078 rxd->rx_ctrl = MWL8K_STA_RX_CTRL_OWNED_BY_HOST; in mwl8k_rxd_sta_init() 1088 rxd->rx_ctrl = 0; in mwl8k_rxd_sta_refill() 1098 if (!(rxd->rx_ctrl & MWL8K_STA_RX_CTRL_OWNED_BY_HOST)) in mwl8k_rxd_sta_process() 1131 if ((rxd->rx_ctrl & MWL8K_STA_RX_CTRL_DECRYPT_ERROR) && in mwl8k_rxd_sta_process() 1132 (rxd->rx_ctrl & MWL8K_STA_RX_CTRL_DEC_ERR_TYPE)) in mwl8k_rxd_sta_process()
|
/drivers/net/ethernet/atheros/atl1c/ |
D | atl1c.h | 318 unsigned long rx_ctrl; /* The number of Control packet received other than Pause frame. */ member
|
/drivers/net/ethernet/atheros/atlx/ |
D | atl1.h | 328 u32 rx_ctrl; /* RX control packets other than pause frames */ member
|
/drivers/net/ethernet/nvidia/ |
D | forcedeth.c | 1533 u32 rx_ctrl = readl(base + NvRegReceiverControl); in nv_start_rx() local 1537 rx_ctrl &= ~NVREG_RCVCTL_START; in nv_start_rx() 1538 writel(rx_ctrl, base + NvRegReceiverControl); in nv_start_rx() 1543 rx_ctrl |= NVREG_RCVCTL_START; in nv_start_rx() 1545 rx_ctrl &= ~NVREG_RCVCTL_RX_PATH_EN; in nv_start_rx() 1546 writel(rx_ctrl, base + NvRegReceiverControl); in nv_start_rx() 1554 u32 rx_ctrl = readl(base + NvRegReceiverControl); in nv_stop_rx() local 1557 rx_ctrl &= ~NVREG_RCVCTL_START; in nv_stop_rx() 1559 rx_ctrl |= NVREG_RCVCTL_RX_PATH_EN; in nv_stop_rx() 1560 writel(rx_ctrl, base + NvRegReceiverControl); in nv_stop_rx()
|
/drivers/net/wireless/ti/wlcore/ |
D | acx.h | 527 __le32 rx_ctrl; member
|
/drivers/video/fbdev/mmp/hw/ |
D | mmp_ctrl.h | 1106 u32 rx_ctrl; member
|