Home
last modified time | relevance | path

Searched refs:tilcdc_set (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/tilcdc/
Dtilcdc_crtc.c119 tilcdc_set(dev, LCDC_CLK_RESET_REG, LCDC_CLK_MAIN_RESET); in start()
125 tilcdc_set(dev, LCDC_DMA_CTRL_REG, LCDC_DUAL_FRAME_BUFFER_ENABLE); in start()
126 tilcdc_set(dev, LCDC_RASTER_CTRL_REG, LCDC_PALETTE_LOAD_MODE(DATA_ONLY)); in start()
127 tilcdc_set(dev, LCDC_RASTER_CTRL_REG, LCDC_RASTER_ENABLE); in start()
324 tilcdc_set(dev, LCDC_RASTER_TIMING_2_REG, in tilcdc_crtc_mode_set()
361 tilcdc_set(dev, LCDC_RASTER_TIMING_2_REG, LCDC_INVERT_PIXEL_CLOCK); in tilcdc_crtc_mode_set()
366 tilcdc_set(dev, LCDC_RASTER_TIMING_2_REG, LCDC_SYNC_CTRL); in tilcdc_crtc_mode_set()
371 tilcdc_set(dev, LCDC_RASTER_TIMING_2_REG, LCDC_SYNC_EDGE); in tilcdc_crtc_mode_set()
381 tilcdc_set(dev, LCDC_RASTER_TIMING_2_REG, LCDC_INVERT_HSYNC); in tilcdc_crtc_mode_set()
386 tilcdc_set(dev, LCDC_RASTER_TIMING_2_REG, LCDC_INVERT_VSYNC); in tilcdc_crtc_mode_set()
[all …]
Dtilcdc_drv.c367 tilcdc_set(dev, LCDC_RASTER_CTRL_REG, LCDC_V1_UNDERFLOW_INT_ENA); in tilcdc_irq_postinstall()
369 tilcdc_set(dev, LCDC_INT_ENABLE_SET_REG, LCDC_V2_UNDERFLOW_INT_ENA); in tilcdc_irq_postinstall()
407 tilcdc_set(dev, reg, mask); in enable_vblank()
Dtilcdc_regs.h128 static inline void tilcdc_set(struct drm_device *dev, u32 reg, u32 mask) in tilcdc_set() function