Home
last modified time | relevance | path

Searched refs:txdp (Results 1 – 9 of 9) sorted by relevance

/drivers/net/ethernet/neterion/vxge/
Dvxge-traffic.c1466 struct vxge_hw_fifo_txd *txdp = in vxge_hw_fifo_txdl_reserve() local
1470 priv = __vxge_hw_fifo_txdl_priv(fifo, txdp); in vxge_hw_fifo_txdl_reserve()
1480 *txdl_priv = (void *)(size_t)txdp->host_control; in vxge_hw_fifo_txdl_reserve()
1483 txdp = ((struct vxge_hw_fifo_txd *)*txdlh) + i; in vxge_hw_fifo_txdl_reserve()
1484 txdp->control_0 = txdp->control_1 = 0; in vxge_hw_fifo_txdl_reserve()
1513 struct vxge_hw_fifo_txd *txdp, *txdp_last; in vxge_hw_fifo_txdl_buffer_set() local
1519 txdp = (struct vxge_hw_fifo_txd *)txdlh + txdl_priv->frags; in vxge_hw_fifo_txdl_buffer_set()
1522 txdp->control_0 = txdp->control_1 = 0; in vxge_hw_fifo_txdl_buffer_set()
1524 txdp->control_0 |= VXGE_HW_FIFO_TXD_GATHER_CODE( in vxge_hw_fifo_txdl_buffer_set()
1526 txdp->control_1 |= fifo->interrupt_type; in vxge_hw_fifo_txdl_buffer_set()
[all …]
Dvxge-config.h1636 struct vxge_hw_fifo_txd *txdp = (struct vxge_hw_fifo_txd *)txdlh; in vxge_hw_fifo_txdl_cksum_set_bits() local
1637 txdp->control_1 |= cksum_bits; in vxge_hw_fifo_txdl_cksum_set_bits()
1656 struct vxge_hw_fifo_txd *txdp = (struct vxge_hw_fifo_txd *)txdlh; in vxge_hw_fifo_txdl_mss_set() local
1658 txdp->control_0 |= VXGE_HW_FIFO_TXD_LSO_EN; in vxge_hw_fifo_txdl_mss_set()
1659 txdp->control_0 |= VXGE_HW_FIFO_TXD_LSO_MSS(mss); in vxge_hw_fifo_txdl_mss_set()
1672 struct vxge_hw_fifo_txd *txdp = (struct vxge_hw_fifo_txd *)txdlh; in vxge_hw_fifo_txdl_vlan_set() local
1674 txdp->control_1 |= VXGE_HW_FIFO_TXD_VLAN_ENABLE; in vxge_hw_fifo_txdl_vlan_set()
1675 txdp->control_1 |= VXGE_HW_FIFO_TXD_VLAN_TAG(vlan_tag); in vxge_hw_fifo_txdl_vlan_set()
1691 struct vxge_hw_fifo_txd *txdp = (struct vxge_hw_fifo_txd *)txdlh; in vxge_hw_fifo_txdl_private_get() local
1693 return (void *)(size_t)txdp->host_control; in vxge_hw_fifo_txdl_private_get()
[all …]
Dvxge-config.c3420 struct vxge_hw_fifo_txd *txdp = in __vxge_hw_fifo_mempool_item_alloc() local
3426 vxge_assert(txdp); in __vxge_hw_fifo_mempool_item_alloc()
3428 txdp->host_control = (u64) (size_t) in __vxge_hw_fifo_mempool_item_alloc()
3429 __vxge_hw_mempool_item_priv(mempoolh, memblock_index, txdp, in __vxge_hw_fifo_mempool_item_alloc()
3432 txdl_priv = __vxge_hw_fifo_txdl_priv(fifo, txdp); in __vxge_hw_fifo_mempool_item_alloc()
3436 fifo->channel.reserve_arr[fifo->channel.reserve_ptr - 1 - index] = txdp; in __vxge_hw_fifo_mempool_item_alloc()
3439 txdl_priv->dma_offset = (char *)txdp - (char *)memblock; in __vxge_hw_fifo_mempool_item_alloc()
3443 txdl_priv->first_txdp = txdp; in __vxge_hw_fifo_mempool_item_alloc()
/drivers/net/ethernet/neterion/
Ds2io.c2368 struct TxD *txdp; in free_tx_buffers() local
2383 txdp = fifo->list_info[j].list_virt_addr; in free_tx_buffers()
2384 skb = s2io_txdl_getskb(&mac_control->fifos[i], txdp, j); in free_tx_buffers()
4019 struct TxD *txdp; in s2io_xmit() local
4108 txdp = fifo->list_info[put_off].list_virt_addr; in s2io_xmit()
4112 if (txdp->Host_Control || in s2io_xmit()
4123 txdp->Control_1 |= TXD_TCP_LSO_EN; in s2io_xmit()
4124 txdp->Control_1 |= TXD_TCP_LSO_MSS(s2io_tcp_mss(skb)); in s2io_xmit()
4127 txdp->Control_2 |= (TXD_TX_CKO_IPV4_EN | in s2io_xmit()
4131 txdp->Control_1 |= TXD_GATHER_CODE_FIRST; in s2io_xmit()
[all …]
/drivers/net/ethernet/sis/
Dsis900.h30 txdp=0x20, //Transmit Descriptor Pointer Register enumerator
Dsis900.c1143 sw32(txdp, sis_priv->tx_ring_dma); in sis900_init_tx_ring()
1146 net_dev->name, sr32(txdp)); in sis900_init_tx_ring()
1581 sw32(txdp, sis_priv->tx_ring_dma); in sis900_tx_timeout()
/drivers/net/ethernet/natsemi/
Dns83820.c1462 u32 txdp; local
1463 txdp = readl(dev->base + TXDP);
1464 dprintk("txdp: %08x\n", txdp);
1465 txdp -= dev->tx_phy_descs;
1466 dev->tx_idx = txdp / (DESC_SIZE * 4);
/drivers/net/wireless/ath/ath9k/
Dmac.c52 void ath9k_hw_puttxbuf(struct ath_hw *ah, u32 q, u32 txdp) in ath9k_hw_puttxbuf() argument
54 REG_WRITE(ah, AR_QTXDP(q), txdp); in ath9k_hw_puttxbuf()
Dmac.h715 void ath9k_hw_puttxbuf(struct ath_hw *ah, u32 q, u32 txdp);