Searched refs:ver_total (Results 1 – 4 of 4) sorted by relevance
/drivers/video/fbdev/via/ |
D | via_modesetting.c | 43 raw.ver_total = timing->ver_total - 2; in via_set_primary_timing() 60 via_write_reg(VIACR, 0x06, raw.ver_total & 0xFF); in via_set_primary_timing() 61 via_write_reg_mask(VIACR, 0x07, (raw.ver_total >> 8 & 0x01) in via_set_primary_timing() 65 | (raw.ver_total >> (9 - 5) & 0x20) in via_set_primary_timing() 77 via_write_reg_mask(VIACR, 0x35, (raw.ver_total >> 10 & 0x01) in via_set_primary_timing() 101 raw.ver_total = timing->ver_total - 1; in via_set_secondary_timing() 119 via_write_reg(VIACR, 0x58, raw.ver_total & 0xFF); in via_set_secondary_timing() 127 via_write_reg(VIACR, 0x5D, (raw.ver_total >> 8 & 0x07) in via_set_secondary_timing()
|
D | via_modesetting.h | 43 u16 ver_total; member
|
D | hw.c | 1485 timing.ver_total = timing.ver_sync_end + var->upper_margin + dy; in var_to_timing() 1487 timing.ver_blank_end = timing.ver_total - dy; in var_to_timing()
|
/drivers/gpu/drm/radeon/ |
D | radeon_legacy_tv.c | 73 uint16_t ver_total; member 447 v_total = const_ptr->ver_total; in radeon_legacy_tv_init_restarts() 616 vert_space = const_ptr->ver_total * 2 * 10000 / NTSC_TV_LINES_PER_FRAME; in radeon_legacy_tv_mode_set() 618 vert_space = const_ptr->ver_total * 2 * 10000 / PAL_TV_LINES_PER_FRAME; in radeon_legacy_tv_mode_set() 634 tmp = const_ptr->ver_total * 2 * 1000; in radeon_legacy_tv_mode_set() 793 WREG32(RADEON_TV_VTOTAL, const_ptr->ver_total - 1); in radeon_legacy_tv_mode_set() 859 ((const_ptr->ver_total - 1) << RADEON_CRTC_V_TOTAL_SHIFT); in radeon_legacy_tv_adjust_crtc_reg()
|